Physics-based Algorithm Implementation for Characterization of Gate-dielectric Engineered MOSFETs including Quantization Effects

Quantization effects (QEs), which manifests when the device dimensions are comparable to the de Brogile wavelength, are becoming common physical phenomena in the present micro-/nanometer technology era. While most novel devices take advantage of QEs to achieve fast switching speed, miniature size and extremely small power consumption, the mainstream CMOS devices (with the exception of EEPROMs) are generally suffering in performance from these effects. In this paper, an analytical model accounting for the QEs and polydepletion effects (PDEs) at the silicon (Si)/dielectric interface describing the capacitance-voltage (C-V) and current-voltage (I-V) characteristics of MOS devices with thin oxides is developed. It is also applicable to multi-layer gate-stack structures, since a general procedure is used for calculating the quantum inversion charge density. Using this inversion charge density, device characteristics are obtained. Also solutions for C-V can be quickly obtained without computational burden of solving over a physical grid. We conclude with comparison of the results obtained with our model and those obtained by selfconsistent solution of the Schrodinger and Poisson equations and simulations reported previously in the literature. A good agreement was observed between them.

[1]  P. Woerlee,et al.  A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditions , 1994 .

[2]  G. D. Wilka,et al.  APPLIED PHYSICS REVIEW High- k gate dielectrics: Current status and materials properties considerations , 2001 .

[3]  N. D. Arora,et al.  Characterization and modeling of the n- and p-channel MOSFETs inversion-layer mobility in the range 25–125°C , 1994 .

[4]  Accurate modeling of gate capacitance in deep submicron MOSFETs with high-K gate-dielectrics , 2004 .

[5]  Bogdan Majkusiak,et al.  Influence of carrier energy quantization on threshold voltage of metal‐oxide‐semiconductor transistor , 1994 .

[6]  Giorgio Baccarani,et al.  Transconductance degradation in thin-Oxide MOSFET's , 1982 .

[7]  Daniel Mathiot,et al.  An advanced explicit surface potential model physically accounting for the quantization effects in deep-submicron MOSFETs , 2004 .

[8]  Robert W. Dutton,et al.  Dopant profile and gate geometric effects on polysilicon gate depletion in scaled MOS , 2002 .

[9]  N. Arora.  MOSFET Models for VLSI Circuit Simulation , 1993 .

[10]  Douglas A. Buchanan,et al.  Scaling the gate dielectric: Materials, integration, and reliability , 1999, IBM J. Res. Dev..

[11]  Yong-Kweon Kim,et al.  Fabrication, Estimation and Trypsin Digestion Experiment of the Thermally Isolated Micro Teactor for Bio-chemical Reaction , 2005 .

[13]  G. Baccarani,et al.  Transconductance degradation in thin-Oxide MOSFET's , 1983, IEEE Transactions on Electron Devices.

[14]  F. Stern.  Self-Consistent Results for n -Type Si Inversion Layers , 1972 .

[15]  F. Stern,et al.  Electronic properties of two-dimensional systems , 1982 .

[16]  Yasuyuki Ohkura,et al.  Quantum effects in Si n-MOS inversion layer at high substrate concentration , 1990 .

[17]  N. D. Arora,et al.  MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .

[18]  Bruno Ricco,et al.  Scaling of maximum capacitance of MOSFET with ultra-thin oxide , 1998 .

[19]  E. Vogel,et al.  A comparison of quantum-mechanical capacitance-voltage simulators , 2001, IEEE Electron Device Letters.