Subnanosecond 32 BIT multiplier using negative differential resistance devices
暂无分享，去创建一个
Negative differential resistance devices such as resonant tunnelling transistors have been used to design bistable logic circuits. A subnanosecond pipelined multiplier has been designed taking advantage of the fact that the bistable logic circuits simultaneously provide both the logic and the latching functions without any overhead.
[1] Jim Nohava,et al. A 500-MHz 16*16 complex multiplier using self-aligned gate GaAs heterostructure FET technology , 1989 .
[2] George I. Haddad,et al. Time‐dependent modeling of resonant‐tunneling diodes from direct solution of the Schrödinger equation , 1988 .
[3] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .
[4] P. R. Smith,et al. Quantum functional devices: resonant-tunneling transistors, circuits with reduced complexity, and multiple valued logic , 1989 .