A simplified 3 –bits discrete pure linear analog preprocessing folding ADC architecture

[1]  R. C. Taft,et al.  A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V , 2001 .

[2]  R. J. van de Plassche,et al.  An 8-b 650-MHz folding ADC , 1992 .

[3]  Yunchu Li,et al.  Design of high speed folding and interpolating analog-to-digital converter , 2004 .

[4]  E. Sanchez-Sinencio,et al.  Current mirror based folding amplifier , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[5]  R. J. van de Plassche,et al.  A high-speed 7 bit A/D converter , 1979 .

[6]  F. Leccese.  New subranging adc architecture for telecommunication systems , 2007, INTELEC 07 - 29th International Telecommunications Energy Conference.

[7]  A. Arbel,et al.  Fast ADC , 1975, IEEE Transactions on Nuclear Science.