A 10-nW 12-bit accurate analog storage cell with 10-aA leakage

Medium-term analog storage offers a compact, accurate, and low-power method of implementing temporary local memory that can be useful in adaptive circuit applications. The performance of these cells is characterized by the sampling accuracy and voltage droop that can be achieved with a given level of die area and power. Hand calculations suggest past implementations have not achieved minimum voltage droop due to uncompensated MOS leakage mechanisms. In this paper, the dominant sources of MOS leakage are experimentally characterized in a standard 1.5-/spl mu/m CMOS process using an on-chip current integration technique, focusing specifically on the 1 fA to 1 aA current range. These measurements reveal an accumulation-mode source-drain coupling mechanism that can easily dominate diode leakage under certain bias conditions and may have limited previous designs. A simple rule-of-thumb is offered for avoiding this leakage effect, leading to a novel ultra-low leakage switch topology. A differential storage cell incorporating this new switch achieves an average leakage of 10 aA at room temperature, an 8/spl times/ reduction over past designs. The cell loses one bit of voltage accuracy, 700 /spl mu/V on a 12-bit scale and 11.3 mV on an 8-bit scale, in 3.3 and 54 min, respectively. This represents a 15/spl times/ increase in hold time at these voltage accuracies over the lowest leakage cell to date, in only 92% of the area. Since the leakage is independent of amplifier bias, the cell can operate on as little as 10 nW of power. Initial measurements also indicate the switch's leakage decreases with the square of process feature size.

[1]  C. O. Harbourt,et al.  Long-Term Storage Circuit Using a Sampling Technique , 1967 .

[2]  P. R. Gray,et al.  A complete monolithic sample/hold amplifier , 1974 .

[3]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[4]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[5]  Y. Tsividis Operation and modeling of the MOS transistor , 1987 .

[6]  V. Hu,et al.  EEPROM device as a reconfigurable analog element for neural networks , 1989, International Technical Digest on Electron Devices Meeting.

[7]  B. Hochet,et al.  Multivalued MOS memory for variable-synapse neural networks , 1989 .

[8]  Bruce A. Wooley,et al.  A 10-bit video BiCMOS track-and-hold amplifier , 1989 .

[9]  Robert A. Pease,et al.  48 – Understand capacitor soakage to optimize analog systems , 1991 .

[10]  Jean-Didier Legat,et al.  Analog storage of adjustable synaptic weights , 1992, Defense, Security, and Sensing.

[11]  P. Heim,et al.  Precise analogue synapse for Kohonen feature maps , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[12]  Paul E. Hasler,et al.  A high-resolution non-volatile analog memory cell , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[13]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[14]  Gert Cauwenberghs Analog VLSI long-term dynamic storage , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[15]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[16]  Rahul Sarpeshkar,et al.  A Low-Power Wide-Linear-Range Transconductance Amplifier , 1997 .

[17]  H. Klar,et al.  A 12bit medium-time analog storage device in a CMOS standard-process , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[18]  Bernabé Linares-Barranco,et al.  On the design and characterization of femtoampere current-mode circuits , 2003, IEEE J. Solid State Circuits.

[19]  R. Sarpeshkar,et al.  A micropower logarithmic A/D with offset and temperature compensation , 2004, IEEE Journal of Solid-State Circuits.