A 400-MS/s 10-b 8 interleaved SAR ADC in 0.13 um CMOS

This paper presents an 8-channel time-interleaved SAR ADC. A novel sampling structure is proposed to improve the input bandwidth which also avoids time-skew calibration. The comparator offset cancellation is achieved by body voltage adjustment using low-power charge pump. Each channel has its own on-chip reference buffer to stable reference voltage and correct gain mismatches. The prototype is fabricated in 1P6M 0.13 μm CMOS technology. At 400MS/s, the ADC achieves an SNDR of 50.84 dB and 45.7 dB at 19.1MHz and 451MHz, respectively. It consumes 200mW, resulting in FOM of 1.76 pJ/con-step.

[1]  Rui Paulo Martins,et al.  An 11b 900 MS/s time-interleaved sub-ranging pipelined-SAR ADC , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[2]  Soon-Jyh Chang,et al.  A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  B. Nauta,et al.  A 1.6 GS/s, 16 times interleaved track & hold with 7.6 ENOB in 0.12 /spl mu/m CMOS [ADC applications] , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[4]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[5]  Tai-Cheng Lee,et al.  27.7 A 10b 2.6GS/s time-interleaved SAR ADC with background timing-skew calibration , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[6]  Ho-Jin Park,et al.  26.4 A 21fJ/conv-step 9 ENOB 1.6GS/S 2× time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[7]  Ho-Jin Park,et al.  26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[8]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[9]  L. Richard Carley,et al.  A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[11]  Wei-Hsuan Tu,et al.  A 1.2V 30mW 8b 800MS/s time-interleaved ADC in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[12]  Reza Lotfi,et al.  An offset cancellation technique for comparators using body-voltage trimming , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[13]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).