Simulation Analysis and Energy-Saving Techniques for ERSFQ Circuits
暂无分享,去创建一个
[1] O. A. Mukhanov,et al. Quantum–classical interface based on single flux quantum digital logic , 2017, 1710.04645.
[2] V. V. Ryazanov,et al. Magnetic Josephson Junctions With Superconducting Interlayer for Cryogenic Memory , 2013, IEEE Transactions on Applied Superconductivity.
[3] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[4] A. Sahu,et al. Effects of Adaptive DC Biasing on Operational Margins in ERSFQ Circuits , 2017, IEEE Transactions on Applied Superconductivity.
[5] O. Mukhanov,et al. Superconductivity and the environment: a Roadmap , 2013 .
[6] Igor I Soloviev,et al. Beyond Moore’s technologies: operation principles of a superconductor alternative , 2017, Beilstein journal of nanotechnology.
[7] S. Sarwana,et al. Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.
[8] Anna Y. Herr,et al. Ultra-low-power superconductor logic , 2011, 1103.4269.
[9] O. Mukhanov,et al. Ultimate performance of the RSFQ logic circuits , 1987 .
[10] Joonhee Kang,et al. Current recycling and SFQ signal transfer in large scale RSFQ circuits , 2003 .
[11] O. A. Mukhanov,et al. Memory Cell for High-Density Arrays Based on a Multiterminal Superconducting-Ferromagnetic Device , 2018, Physical Review Applied.
[12] Naoki Takeuchi,et al. An adiabatic quantum flux parametron as an ultra-low-power logic device , 2013 .
[13] Masato Ito,et al. 18-GHz, 4.0-aJ/bit Operation of Ultra-Low-Energy Rapid Single-Flux-Quantum Shift Registers , 2012 .
[14] V. V. Ryazanov,et al. Ferromagnetic Josephson switching device with high characteristic voltage , 2012 .
[15] D. S. Holmes,et al. Energy-Efficient Superconducting Computing—Power Budgets and Requirements , 2013, IEEE Transactions on Applied Superconductivity.
[16] Anubhav Sahu,et al. Implementation of energy efficient single flux quantum digital circuits with sub-aJ/bit operation , 2012, 1209.6383.
[17] Fei Li,et al. Device and architecture co-optimization for FPGA power reduction , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[18] Ian A. Young,et al. CMOS Scaling Trends and Beyond , 2017, IEEE Micro.
[19] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[20] Massoud Pedram,et al. Superconducting Magnetic Field Programmable Gate Array , 2018, IEEE Transactions on Applied Superconductivity.
[21] O A Mukhanov,et al. Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.