Experimental evidence for nonlucky electron model effect in 0.15-/spl mu/m NMOSFETs

It is shown that in 0.15-/spl mu/m NMOSFETs the device lifetime under channel hot-carrier (CHC) stress is lower than that under drain avalanche hot-carrier (DAHC) stress and therefore the hot-carrier stress-induced device degradation in 0.15-/spl mu/m NMOSFETs cannot be explained in the framework of the lucky electron model (LEM). Our investigation suggests that such a "non-LEM effect" may be due to increased interface state generation by the movement of the maximum impact ionization site from the lightly doped drain (LDD) diffusion region to the boundary of the bulk and LDD region beneath the gate oxide. This paper provides experimental evidence for the non-LEM effect by comparing the degradation characteristics and the maximum impact ionization sites as a function of gate oxide thickness and gate length.

[1]  G. Larosa,et al.  Impact of E-E scattering to the hot carrier degradation of deep submicron NMOSFETs , 1998, IEEE Electron Device Letters.

[2]  Byung Hak Lee,et al.  High thermal stability and low junction leakage current of Ti capped Co salicide and its feasibility for high thermal budget CMOS devices , 1998 .

[3]  Sloped-junction LDD (SJLDD) MOSFET structures for improved hot-carrier reliability , 1988, IEEE Electron Device Letters.

[4]  G. Groeseneken,et al.  Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation , 1989 .

[5]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[6]  T. Iizuka,et al.  Determination of threshold energy for hot electron interface state generation , 1996, International Electron Devices Meeting. Technical Digest.

[7]  N/sup +//P junction leakage characteristics of Co salicide process for 0.15 /spl mu/m CMOS devices , 2002 .

[8]  K. W. Kim,et al.  Ensemble Monte Carlo study of interface-state generation in low-voltage scaled silicon MOS devices , 1996 .

[9]  P. A. Childs,et al.  New mechanism of hot carrier generation in very short channel MOSFETs , 1995 .

[10]  Cheng T. Wang,et al.  Hot carrier design considerations for MOS devices and circuits , 1992 .

[11]  G. Groeseneken,et al.  Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs , 1988 .

[12]  C. Fiegna,et al.  Hot carrier effects in short MOSFETs at low applied voltages , 1995, Proceedings of International Electron Devices Meeting.

[13]  A. Toriumi,et al.  Hot-carrier effects in 0.1 mu m gate length CMOS devices , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[14]  Low voltage hot carrier effects and stress methodology , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[15]  C. Hu,et al.  Low-voltage hot-electron currents and degradation in deep-submicrometer MOSFETs , 1990 .

[16]  Hi-Deok Lee,et al.  On-chip characterization of interconnect line-induced delay time in 0.15 /spl mu/m CMOS technology with 7-level metallization , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).