A 2GHz 13.6mW 12 /spl times/ 9b multiplier for energy efficient FFT accelerators

Two's complement multipliers are performance and power-critical components for wireless baseband signal processing applications. Parallel clusters of multiplier, multiply-add, multiply-accumulate cores are required to perform complex filter operations in fast Fourier transform (FFT) accelerators while consuming ultra low energy/operation based on L. Clark et al. (2001). A 12 /spl times/ 9b single-cycle two's complement twiddle multiplier for FFT acceleration implemented in 90nm dual-V, CMOS technology presented in K. Kuhn et al. (2002), operating at 2GHz and consuming 13.6mW at 1.3V, 110 C is presented. Optimally tiled compressor tree architecture with radix-4 Booth encoding, arrival-profile aware completion adder and low clock power write-port flip-flop circuits enable this aggressive power-performance by achieving (i) low compressor tree fan-outs and wiring complexity, (ii) low active leakage power of 1.3mW and high noise tolerance with all high-V/sub t/ usage, (iii) scalable multiplier performance up to 2.5GHz, 33mW at 1.7V, 110/spl deg/C, and (iv) low-voltage mode multiplier performance of 35MHz, 50/spl mu/W at a supply of 300mV, 110/spl deg/C.

[1]  B. Bloechel,et al.  A 110GOPS/W 16b multiplier and reconfigurable PLA loop in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[3]  Kevin J. Nowka,et al.  The SNAP project: towards sub-nanosecond arithmetic , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[4]  Sanu Mathew,et al.  A 90 nm 1 GHz 22 mW 16/spl times/16-bit 2's complement multiplier for wireless baseband , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[5]  Yuyun Liao,et al.  A scalable performance 32 b microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[6]  Lawrence T. Clark,et al.  15.1 A Scalable Performance 32b Microprocessor , 2001 .

[7]  A. Murthy,et al.  A 90 nm communication technology featuring SiGe HBT transistors, RF CMOS, precision R-L-C RF elements and 1 /spl mu/m2 6-T SRAM cell , 2002, Digest. International Electron Devices Meeting,.