Architecture and implementation of a highly parallel single-chip video DSP
暂无分享,去创建一个
[1] Masahiko Yoshimoto,et al. A 24-b 50-ns digital image signal processor , 1990 .
[2] S. Horiguchi,et al. A BiCMOS channelless masterslice with on-chip voltage converter , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[3] Ming-Ting Sun,et al. VLSI architecture and implementation of a multifunction, forward/inverse discrete cosine transform processor , 1990, Other Conferences.
[4] Toshihiro Minami,et al. A highly-parallel single-chip DSP architecture for video signal processing , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.
[5] Toshihiro Minami,et al. A 300-MOPS Video Signal Processor With A Parallel Architecture , 1991 .
[6] Hironori Yamauchi,et al. An Organized Firmware Verification Environment for the Programmable Image DSP , 1991, 1991, Proceedings. International Test Conference.
[7] B. Lee. A new algorithm to compute the discrete cosine Transform , 1984 .
[8] H. Yoshimura,et al. Single board video codec for ISDN visual telephone , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.
[9] Takao Nishitani,et al. A real-time video signal processor suitable for motion picture coding applications , 1989 .
[10] S. Horiguchi,et al. A generator for high-density macrocells with hierarchical structure , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.