Fault characterization of standard cell libraries using inductive contamination analysis (ICA)

In this paper we demonstrate an Inductive Contamination Analysis (ICA)-based methodology for complete fault characterization of standard cell libraries. Such a characterization has applications in accurate assessment of defect coverage, contamination diagnosis, gate-level delay characterization and test generation.

[1]  Wojciech Maly,et al.  Inductive contamination analysis (ICA) with SRAM application , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[2]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[3]  Arun Gunda,et al.  Failure analysis for full-scan circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  Wojciech Maly,et al.  Computer-aided process monitoring , 1994 .

[5]  John Paul Shen,et al.  Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.

[6]  Young-Jun Kwon,et al.  Yield learning via functional test data , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Robert C. Aitken,et al.  The effect on quality of non-uniform fault coverage and fault probability , 1994, Proceedings., International Test Conference.

[8]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[9]  John P. Hayes,et al.  High-level test generation using physically-induced faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[10]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Steve Krosner.  Review of "Fault Diagnosis of Digital Systems by H. Y. Chang, E. Manning, G. Metze", Wiley-InterScience 1970 , 1971, SIGD.

[12]  Wojciech Maly,et al.  From Contamination to Defects, Faults and Yield Loss , 1996 .

[13]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[14]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Tracy Larrabee,et al.  Testing CMOS logic gates for: realistic shorts , 1994, Proceedings., International Test Conference.

[16]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[17]  Carl Ebeling.  GeminiII: a second generation layout validation program , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[18]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[19]  W. Maly.  Defect and design error location procedure-theoretical basis , 1991, [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design.

[20]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[21]  Wojciech Maly,et al.  Yield-oriented computer-aided defect diagnosis , 1995 .

[22]  A.D. Singh,et al.  IDDQ testing of CMOS opens: an experimental study , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[23]  Wojciech Maly,et al.  Computer-aided failure analysis of VLSI circuits using I/sub DDQ/ testing , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[24]  W. Kent Fuchs,et al.  TWO-STAGE FAULT LOCATION , 1991, 1991, Proceedings. International Test Conference.

[25]  Andrzej J. Strojwas,et al.  The CDB/HCDB semiconductor wafer representation server , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[27]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[29]  Wojciech Maly,et al.  Cost of Silicon Viewed from VLSI Design Perspective , 1994, 31st Design Automation Conference.

[30]  G. Metze,et al.  Fault diagnosis of digital systems , 1970 .