FPGA based implementation of low latency multichannel satellite modulator with packet loss detection
暂无分享,去创建一个
Vipin Tyagi | M Soundarakumar | K. K. Vinaymurthi | K K Vinaymurthi | K V Sachin | K M Nitin Babu | S V Hariprasad | V. Tyagi | K. Sachin | K. Babu | S. Hariprasad | M. Soundarakumar
[1] Frank Scarpino. VHDL and AHDL Digital System Implementation , 1997 .
[2] K. K. Vinaymurthi,et al. FPGA implementation of multichannel satellite modulator: An efficient data buffering technique , 2016, 2016 IEEE 13th International Conference on Signal Processing (ICSP).
[3] K.M Nitin Babu,et al. GMSK modulator for GSM system, an economical implementation on FPGA , 2011, 2011 International Conference on Communications and Signal Processing.
[4] Arnold O. Allen,et al. Probability, statistics and queueing theory - with computer science applications (2. ed.) , 1981, Int. CMG Conference.
[5] Arnold O. Allen. Probability, Statistics, and Queueing Theory , 1978 .