A Novel Directory-Based Non-busy, Non-blocking Cache Coherence

The implementation of multiprocessors cache coherence and memory consistency can help the homemade CPUs support a wide range of system designs. We have made a lot of research on various cache coherence protocols, such as Piranha prototype system, GS320 and AMD64. A directory-based, non-busy, non-blocking Cache Coherence (NB2CC) protocol is introduced here. It divides the serial processing into two steps: conflict detection and conflict solution. Conflict detection is completed at the home node, while conflict solution is distributed to owners. This makes two main contributions: first, unnecessary ordering requirements are eliminated to achieve more concurrency and pipeline performance when conflicts occur; secondly, protocol overhead is much decreased, which brings great applicability to different designs.

[1]  Milo M. K. Martin,et al.  Token tenure: PATCHing token counting using directory-based cache coherence , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[2]  D. Lenoski,et al.  The SGI Origin: A ccnuma Highly Scalable Server , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[3]  Anoop Gupta,et al.  The directory-based cache coherence protocol for the DASH multiprocessor , 1990, ISCA '90.

[4]  Luiz André Barroso,et al.  Piranha: a scalable architecture based on single-chip multiprocessing , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[5]  Dong Jianping.  Analysis of Directory-based Cache Coherence Protocol , 2004 .

[6]  Gao Jiangang.  The design and verification of a broadcast-based cache coherence protocol , 2008 .

[7]  Anoop Gupta,et al.  The Stanford FLASH multiprocessor , 1994, ISCA '94.

[8]  K. Gharachorloo,et al.  Architecture and design of AlphaServer GS320 , 2000, ASPLOS IX.

[9]  Richard E. Kessler,et al.  The Alpha 21264 microprocessor , 1999, IEEE Micro.

[10]  Kourosh Gharachorloo,et al.  Architecture and design of AlphaServer GS320 , 2000, SIGP.

[11]  Milo M. K. Martin,et al.  Token Coherence: decoupling performance and correctness , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..