Lottery Router:A Customized Arbitral Priority

For the different communications of specific NOC (network on chip) applications, this paper proposes a customized arbitral priority NOC router. This router uses the arbitral mechanism based on Lottery algorithm instead of the RR (round robin) algorithm, which is widely used in the arbiter of current NOC routers. The arbitral priority of Lottery router can be customized by users according to the communication cases among IPs in NOC. Through the analysis of different priority input ports competing for the same output port, it is illustrated that the Lottery mechanism distinguish different priorities and guarantee the response to the high priority port. This paper uses SystemC to implement the router and build a NOC based on the 2D Mesh to simulate and compare the performance of Lottery router with RR router in average delay and the network resources utilization.

[1]  Ramalingam Sridhar,et al.  A High-Performance Router Design for VDSM NoCs , 2005, Proceedings 2005 IEEE International SOC Conference.

[2]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[3]  Vu-Duc Ngo,et al.  Assessing Routing Behavior on On-Chip-Network , 2006, 2006 International Conference on Computer Engineering and Systems.

[4]  Ganesh Lakshminarayana,et al.  The LOTTERYBUS on-chip communication architecture , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[6]  Jian Liu,et al.  Interconnect intellectual property for Network-on-Chip (NoC) , 2004, J. Syst. Archit..

[7]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.