Low-jitter PLL by interpolate compensation

In order to reduce jitters, vital characteristics in some PLL applications, a PLL with compensator and interpolative loop is proposed. This PLL improves the problem that conventional PLL cannot detect jitters at the time other than the reference input. AS a result, it reduces jitters as frequency synthesizers with high multiplication ratios. We tailored the circuit to improve responsiveness, as well. The effectiveness is verified on a prototype implemented in a Cyclone FPGA, and experiments as a mutiply-by-50 synthesizer results in 30-fold reduction in two jitter measures.

[1]  Ruifeng Liu,et al.  A fully symmetrical PFD for fast locking low jitter PLL , 2003, ASICON 2003.

[2]  A. Maxim.  Notice of Violation of IEEE Publication PrinciplesA 2-5GHz low jitter 0.13 μm CMOS PLL using a dynamic current matching charge-pump and a noise attenuating loop-filter [frequency synthesizer application] , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[3]  Eby G. Friedman,et al.  Design and simulation of Fractional-N PLL frequency synthesizers , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Shigeki Obote,et al.  Novel fractional-N PLL frequency synthesizer with reduced phase error , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[5]  M. Inoue,et al.  Over-Sampling PLL for Low-Jitter and Responsive Clock Synchronization , 2006, 2006 International Symposium on Communications and Information Technologies.

[6]  Wei-Bin Yang,et al.  A difference detector PFD for low jitter PLL , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).