论文信息 - Power efficient SAR ADC with optimized settling technique

Power efficient SAR ADC with optimized settling technique

This paper presents a 12-bit 50-MS/s successive-approximation (SAR) analog-to digital (ADC) with high power efficiency. By splitting MSB capacitors an efficient step switching scheme is proposed to reduce average switching energy of the capacitive DAC by 93.75% as compared to conventional method. The settling time is partially optimized in half of the conversion steps. Prototype is designed in a 65-nm CMOS technology and the power consumption is 2.0mW under a 1.2-V power supply.

[1] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[2] K.-S. Kim,et al. A 12b 50 MS/s 21.6 mW 0.18 $\mu$m CMOS ADC Maximally Sharing Capacitors and Op-Amps , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3] Franco Maloberti,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[4] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[5] Jon Guerber,et al. Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[6] Wenbo Liu,et al. A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7] Sang-Hyun Cho,et al. A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[8] Robert W. Brodersen,et al. A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .