Improving resistance uniformity and endurance of resistive switching memory by accurately controlling the stress time of pulse program operation

In this letter, the impact of stress time of pulse program operation on the resistance uniformity and endurance of resistive random access memory (RRAM) is investigated. A width-adjusting pulse operation (WAPO) method which can accurately setup and measure switching time is proposed for improving the uniformity and endurance of RRAM. Different from the traditional single pulse operation (TSPO) method in which only one wide pulse is applied in each switching cycle, WAPO method utilizes a series of pulses with the width increased gradually until a set or reset switching process is completely finished and no excessive stress is produced. Our program/erase (P/E) method can exactly control the switching time and the final resistance and can significantly improve the uniformity, stability, and endurance of RRAM device. Improving resistance uniformity by WAPO compared with TSPO method is explained through the interdependence between resistance state and switching time. The endurance improvement by WAPO operation stems from the effective avoidance of the overstress-induced progressive-breakdown and even hard-breakdown to the conductive soft-breakdown path.

[1]  D. Ielmini,et al.  Physical models of size-dependent nanofilament formation and rupture in NiO resistive switching memories , 2011, Nanotechnology.

[2]  F. Zeng,et al.  Recent progress in resistive random access memories: Materials, switching mechanisms, and performance , 2014 .

[3]  H-S Philip Wong,et al.  Multi-level control of conductive nano-filament evolution in HfO2 ReRAM by pulse-train operations. , 2014, Nanoscale.

[4]  H. Hwang,et al.  Effects of RESET Current Overshoot and Resistance State on Reliability of RRAM , 2014, IEEE Electron Device Letters.

[5]  Heng-Yuan Lee,et al.  An Ultrathin Forming-Free $\hbox{HfO}_{x}$ Resistance Memory With Excellent Electrical Performance , 2010, IEEE Electron Device Letters.

[6]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[7]  C. Cagli,et al.  Quantum-size effects in hafnium-oxide resistive switching , 2013 .

[8]  Jung-Hui Chen,et al.  Endurance Improvement Technology With Nitrogen Implanted in the Interface of ${\rm WSiO}_{\bf x}$ Resistance Switching Device , 2013, IEEE Electron Device Letters.

[9]  Jordi Suñé,et al.  Voltage and Power-Controlled Regimes in the Progressive Unipolar RESET Transition of HfO2-Based RRAM , 2013, Scientific Reports.

[10]  Tuo-Hung Hou,et al.  Statistical Model and Rapid Prediction of RRAM SET Speed–Disturb Dilemma , 2013, IEEE Transactions on Electron Devices.

[11]  Peng Zhou,et al.  Role of TaON interface for CuxO resistive switching memory based on a combined model , 2009 .

[12]  S. Balatti,et al.  Evidence for Voltage-Driven Set/Reset Processes in Bipolar Switching RRAM , 2012, IEEE Transactions on Electron Devices.

[13]  Qi Liu,et al.  Uniformity Improvement in 1T1R RRAM With Gate Voltage Ramp Programming , 2014, IEEE Electron Device Letters.

[14]  Qi Liu,et al.  Set statistics in conductive bridge random access memory device with Cu/HfO2/Pt structure , 2014 .

[15]  J. Sune,et al.  A Compact Model for Oxide Breakdown Failure Distribution in Ultrathin Oxides Showing Progressive Breakdown , 2008, IEEE Electron Device Letters.

[16]  Tuo-Hung Hou,et al.  Rapid Prediction of RRAM RESET-State Disturb by Ramped Voltage Stress , 2012, IEEE Electron Device Letters.

[17]  L. Goux,et al.  Understanding of the endurance failure in scaled HfO2-based 1T1R RRAM through vacancy mobility degradation , 2012, 2012 International Electron Devices Meeting.

[18]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[19]  P. Zhou,et al.  Improvement of Resistive Switching in $\hbox{Cu}_{x} \hbox{O}$ Using New RESET Mode , 2008, IEEE Electron Device Letters.

[20]  Albert Chin,et al.  Improved current distribution in resistive memory on flexible substrate using nitrogen-rich TaN electrode , 2012 .

[21]  J. Sune,et al.  Statistics of competing post-breakdown failure modes in ultrathin MOS devices , 2006, IEEE Transactions on Electron Devices.

[22]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[23]  N. Singh,et al.  Physical mechanisms of endurance degradation in TMO-RRAM , 2011, 2011 International Electron Devices Meeting.

[24]  S. Sze,et al.  Characteristics and Mechanisms of Silicon-Oxide-Based Resistance Random Access Memory , 2013, IEEE Electron Device Letters.

[25]  Shibing Long,et al.  A Model for the Set Statistics of RRAM Inspired in the Percolation Model of Oxide Breakdown , 2013, IEEE Electron Device Letters.

[26]  Lifeng Liu,et al.  Gd-doping effect on performance of HfO2 based resistive switching memory devices using implantation approach , 2011 .

[27]  Frederick T. Chen,et al.  Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM , 2008, 2008 IEEE International Electron Devices Meeting.

[28]  Dai-Ying Lee,et al.  Unipolar Resistive Switching Characteristics of a $ \hbox{ZrO}_{2}$ Memory Device With Oxygen Ion Conductor Buffer Layer , 2012 .

[29]  Jordi Suñé,et al.  Temperature-dependent transition to progressive breakdown in thin silicon dioxide based gate dielectrics , 2005 .

[30]  Seonghyun Kim,et al.  New Set/Reset Scheme for Excellent Uniformity in Bipolar Resistive Memory , 2011, IEEE Electron Device Letters.

[31]  S. Balatti,et al.  Resistive Switching by Voltage-Driven Ion Migration in Bipolar RRAM—Part II: Modeling , 2012, IEEE Transactions on Electron Devices.

[32]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[33]  Yoshio Nishi,et al.  Ti-electrode effects of NiO based resistive switching memory with Ni insertion layer , 2012 .

[34]  Rui Zhang,et al.  Performance and characteristics of double layer porous silicon oxide resistance random access memory , 2013 .

[35]  Shimeng Yu,et al.  On the Switching Parameter Variation of Metal-Oxide RRAM—Part I: Physical Modeling and Simulation Methodology , 2012, IEEE Transactions on Electron Devices.

[36]  Y. Liu,et al.  Highly uniform resistive switching characteristics of TiN/ZrO2/Pt memory devices , 2009 .

[37]  Wei Hu,et al.  Stabilizing resistive switching performances of TiN/MgZnO/ZnO/Pt heterostructure memory devices by programming the proper compliance current , 2014 .