Phase Difference Measurement Method Based on Progressive Phase Shift

This paper proposes a method for phase difference measurement based on the principle of progressive phase shift (PPS). A phase difference measurement system based on PPS and implemented in the FPGA chip is proposed and tested. In the realized system, a fully programmable delay line (PDL) is constructed, which provides accurate and stable delay, benefitting from the feed-back structure of the control module. The control module calibrates the delay according to process, voltage and temperature (PVT) variations. Furthermore, a modified method based on double PPS is incorporated to improve the resolution. The obtained resolution is 25 ps. Moreover, to improve the resolution, the proposed method is implemented on the 20 nm Xilinx Kintex Ultrascale platform, and test results indicate that the obtained measurement error and clock synchronization error is within the range of ±5 ps.

[1]  F. Gueuning,et al.  Accurate distance measurement by an autonomous ultrasonic system combining time-of-flight and phase-shift methods , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.

[2]  Song Chang-bao.  A Method of Phase Difference Measurement and Error Analysis based on DFT , 2003 .

[3]  L. Angrisani,et al.  A measurement method based on Kalman filtering for ultrasonic time-of-flight estimation , 2006, Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.04CH37510).

[4]  Yung Sern Tan,et al.  A Dual-Loop Clock and Data Recovery Circuit With Compact Quarter-Rate CMOS Linear Phase Detector , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Ke-Nung Huang,et al.  A High-Resolution Ultrasonic Distance Measurement System Using Vernier Caliper Phase Meter , 2012, IEEE Transactions on Instrumentation and Measurement.

[6]  C. Hervé,et al.  High resolution time-to-digital converter (TDC) implemented in field programmable gate array (FPGA) with compensated process voltage and temperature (PVT) variations , 2012 .

[7]  Shubin Liu,et al.  The Design of a 16-Channel 15 ps TDC Implemented in a 65 nm FPGA , 2013, IEEE Transactions on Nuclear Science.

[8]  Alberto Tosi,et al.  A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Xiaofang Hu,et al.  Beam Position and Phase Measurement System for the Proton Accelerator in ADS , 2014, IEEE Transactions on Nuclear Science.

[10]  Xiang-Gen Xia,et al.  A Fine Resolution Frequency Estimator Based on Double Sub-segment Phase Difference , 2015, IEEE Signal Processing Letters.

[11]  Tae-Jung Ahn,et al.  Fourier-domain mode delay measurement for multimode fibers using phase detection , 2015 .

[12]  Jie Zhang,et al.  A new delay line loops shrinking time-to-digital converter in low-cost FPGA , 2015 .

[13]  Yonggang Wang,et al.  A Nonlinearity Minimization-Oriented Resource-Saving Time-to-Digital Converter Implemented in a 28 nm Xilinx FPGA , 2015, IEEE Transactions on Nuclear Science.

[14]  Yang Liu,et al.  Fast Frequency Acquisition and Phase Locking of Nonplanar Ring Oscillators , 2017 .

[15]  Min Zhang,et al.  High-Resolution Digital-to-Time Converter Implemented in an FPGA Chip , 2017 .