A 400MHz – 1.6GHz fast lock, jitter filtering ADDLL based burst mode memory interface
暂无分享,去创建一个
Jared Zerbe | Barry Daly | John Eble | Teva Stone | Jason Wei | Farrukh Aquil | Masum Hossain | Phuong Le | Brian Tsang | Kurt Knorpp | Pak Chau | Tran Chanh
[1] T. Matano,et al. A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[2] Chulwoo Kim,et al. A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces , 2012, IEEE Journal of Solid-State Circuits.