论文信息 - Soft error interception latch: double node charge sharing SEU tolerant design

Soft error interception latch: double node charge sharing SEU tolerant design

As technology scales down, soft errors, because of single event upsets (SEUs) that affect multiple nodes (through multiple node charge sharing), become a serious concern in nanometre technology integrated circuits. Existing radiation hardening techniques provide partial or no immunity when more than one node are affected. A new latch topology is presented that guarantees soft error tolerance when a single node or any arbitrary combination of node pairs is affected by an SEU. The proposed scheme exploits a positive feedback loop which consists of C-elements. Simulation results validate the efficiency of the new design over existing soft error hardening techniques such as BISER, FERST and TPDICE.

Yiorgos Tsiatouhas | K. Katsarou

[1] J.G. Delgado-Frias,et al. Delay and Energy Analysis of SEU and SET-Tolerant Pipeline Latches and Flip-Flops , 2009, IEEE Transactions on Nuclear Science.

[2] Abhijit Chatterjee,et al. Analysis and optimization of nanometer CMOS circuits for soft-error tolerance , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3] Ahmad Patooghy,et al. Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies , 2009, IET Comput. Digit. Tech..

[4] T.M. Mak,et al. Built-In Soft Error Resilience for Robust System Design , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.

[5] P. E. Dodd,et al. Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction , 2013, IEEE Transactions on Nuclear Science.

[6] J.G. Delgado-Frias,et al. Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems , 2006, IEEE Transactions on Nuclear Science.

[7] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .