论文信息 - Design fault injection-based technique and tool for FPGA projects verification

Design fault injection-based technique and tool for FPGA projects verification

Design fault injection-based technique (DBIT) is proposed to implement a procedure of independent verification. The possible options of the proposed DBIT application are presented. The developed design fault profiling and injection tool is described. It is given an example of fault profiling and injection carrying out by the developed tool.

Vyacheslav S. Kharchenko | Vitaliy Kulanov | L. Reva

[1] Volkmar Sieh,et al. VHDL-based Fault Injection with VERIFY1 , 2001 .

[2] Raoul Velazco,et al. A Survey on Fault Injection Techniques , 2004, Int. Arab J. Inf. Technol..

[3] J. Arlat,et al. Early Experimental Verification of Fault Tolerance : the VHDL-based Fault Injection Tool MEFISTO-L , 2007 .

[4] Alfredo Benso,et al. Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[5] Vladimir Sklyar,et al. Case-based software reliability assessmentby fault injection unified procedures , 2008, SEESE '08.

[6] Vyacheslav S. Kharchenko,et al. Verification of FPGA electronic designs for nuclear reactor trip systems: test- and invariant-based methods , 2010, 2010 East-West Design & Test Symposium (EWDTS).