Transient current sensing based completion detection with event separation logic for high speed asynchronous pipelines

This paper proposes a novel power supply transient current sensing based completion detector for single rail asynchronous systems to achieve high throughput compared to systems using speculative delay. This paper also proposes a new event separator logic for separating data tokens, in situations where the current sensor is idle due to consecutively same inputs. This type of logic is indispensable for asynchronous systems that use current sensing for completion detection. In order to prove the efficacy of the proposed CSCD, an asynchronous 8-bit Add-Compare-Select unit (ACSU) is simulated through HSPICE in 0.18µm CMOS process operating at 1V with the proposed CSCD with event separator over MOUSETRAP and also with matched delay over MOUSETRAP. The throughput of the proposed CSCD is 2.2Gsps which is 37.5% higher than that of the matched delay whose throughput is 1.6Gsps.

[1]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[2]  Wentai Liu,et al.  The Matched Delay Technique : Theory and Practical Issues , 1997 .

[3]  Peter A. Beerel,et al.  Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[4]  Mohamed I. Elmasry,et al.  Digital MOS integrated circuits , 1981 .

[5]  Mark Horowitz,et al.  Self-timed logic using current-sensing completion detection (CSCD) , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Steven M. Nowick,et al.  MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Peter A. Beerel.  Asynchronous circuits: an increasingly practical design solution , 2002, Proceedings International Symposium on Quality Electronic Design.

[8]  Terri S. Fiez,et al.  Asynchronous implementation of the add compare select processor for communication systems , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[9]  Mark A. Clements,et al.  High speed, fine resolution pattern generation using the matched delay technique , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[10]  Ted Williams.  Latency and throughput tradeoffs in self-timed speed-independent pipelines and rings , 1990 .

[11]  Keshab K. Parhi,et al.  High-speed add-compare-select units using locally self-resetting CMOS , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).