论文信息 - Design consideration of 0.4V-operation SOTB MOSFET for super low power application

Design consideration of 0.4V-operation SOTB MOSFET for super low power application

The silicon on thin buried oxide (SOTB) CMOS is suited for ultralow-voltage operation of CMOS circuits, that is required for drastic power reduction of LSIs because of its small variability and adaptive back bias controllability. In this study, we show that the design concept of threshold voltage for ultralow-voltage (V<inf>dd</inf>=0.4V) operation of SOTB. To achieve a good trade-off of I<inf>on</inf> and I<inf>off</inf>, gate work function (Ф<inf>WF</inf>) should be controlled at 4.25–4.35eV and 4.90–5.05eV for N- and P-type MOS-FETs (NMOS and PMOS), respectively. Moreover, higher N<inf>sub</inf> is preferable for increasing I<inf>on</inf>. Our optimized design achieved that I<inf>on</inf> values 170 and 89 µA/µm at I<inf>off</inf> values of 5.6 and 7.8 pA/µm for NMOS and PMOS, respectively. This result indicates that the 0.4-v operation is possible without paying significant speed penalty from the conventional 1-V operation.

[1] T. Iwamatsu,et al. Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate , 2008, 2008 Symposium on VLSI Technology.

[2] N. Sugii,et al. Local $V_{\rm th}$ Variability and Scalability in Silicon-on-Thin-BOX (SOTB) CMOS With Small Random-Dopant Fluctuation , 2010, IEEE Transactions on Electron Devices.