Assertion-based verification of a 32 thread SPARC™ CMT microprocessor

Exhaustive property checking, design defect isolation and functional coverage measurement are some of the key challenges of design verification. This paper describes how an assertion based approach successfully addressed these challenges for the verification of an enterprise class chip-multi-threaded (CMT) SPARC microprocessor. Methodology and experiences are discussed and recommendations are made on how to incorporate this into the design verification process. Experience with using assertion checks for formal verification as well as simulation based verification is presented, which is part of over 100 person year design verification effort.

[1]  Bob Bentley,et al.  Validating the Intel(R) Pentium(R) 4 microprocessor , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Aarti Gupta.  Assertion-based verification turns the corner , 2002, IEEE Des. Test Comput..

[3]  Michael Chow,et al.  Design verification of a super-scalar RISC processor , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  Prosenjit Chatterjee.  Streamline verification process with formal property verification to meet highly compressed design cycle , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Chien-Nan Jimmy Liu,et al.  Hybrid Approach to Faster Functional Verification with Full Visibility , 2007, IEEE Design & Test of Computers.