Challenges in Reliability Assessment of Advanced CMOS Technologies

In this paper it was demonstrated that by applying the classical way of reliability lifetime prediction, the reliability of a product can no longer be guaranteed in some cases and for some failure mechanisms. This is caused by reduced reliability margins under the influence of increasing fields, current and power densities on the one hand, by introduction of new materials and devices on the other hand, and by ever increasing failure rate requirements imposed by the market. As a result, the reliability engineers have started to rethink the classical reliability assessment methodology. By taking into account the changes in failure behavior and statistics under influence of scaling trends, and analyzing the impact of such failures on the device and circuit operation, new reliability margins can be gained. This will, however, require more interaction between technology, reliability and design engineers, in order to define realistic failure specifications and new chip failure criteria for each type of circuit. In this paper some elements of such a new reliability assessment methodology have been demonstrated by using oxide breakdown as the failure mechanism for a case study where the classical reliability margins are already reduced to zero. It is expected, however, that for most of the other failure mechanisms a similar trend will emerge, and similar solutions, requiring the interaction with design engineers, will be necessary.

[1]  A. De Keersgieter,et al.  Impact of gate-oxide breakdown of varying hardness on narrow and wide nFET's , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[2]  J. W. McPherson,et al.  A model for stress‐induced metal notching and voiding in very large‐scale‐integrated Al–Si (1%) metallization , 1987 .

[3]  D. Hwang,et al.  Ultra-thin gate dielectrics: they break down, but do they fail? , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  S. Demuynck,et al.  Impact of the barrier/dielectric interface quality on reliability of Cu porous-low-k interconnects , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[5]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .

[6]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[7]  Hua Wang,et al.  On the combined impact of soft and medium gate oxide breakdown and process variability on the parametric figures of SRAM components , 2006, 2006 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'06).

[8]  E. Vandamme,et al.  Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability , 2000 .

[9]  J. Sune,et al.  Successive oxide breakdown statistics: correlation effects, reliability methodologies, and their limits , 2004, IEEE Transactions on Electron Devices.

[10]  R. Degraeve,et al.  Reliability: a possible showstopper for oxide thickness scaling? , 2000 .

[11]  G. Ghibaudo,et al.  Impact of few electron phenomena on floating-gate memory reliability , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  I. Eisele,et al.  Influence of soft breakdown on NMOSFET device characteristics , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[13]  Byung Jin Cho,et al.  Quasi-breakdown of ultrathin gate oxide under high field stress , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[14]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .

[15]  J. Stathis.  Physical and predictive models of ultrathin oxide reliability in CMOS devices and circuits , 2001 .

[16]  M.A. Alam,et al.  Statistically independent soft breakdowns redefine oxide reliability specifications , 2002, Digest. International Electron Devices Meeting,.

[17]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[18]  R. K. Smith,et al.  A phenomenological theory of correlated multiple soft-breakdown events in ultra-thin gate dielectrics , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[19]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[20]  S. Lombardo,et al.  Voltage dependence of hard breakdown growth and the reliability implication in thin dielectrics , 2002, IEEE Electron Device Letters.

[21]  Philippe Roussel,et al.  Stress polarity dependence of degradation and breakdown of SiO/sub 2//high-k stacks , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[22]  Baozhen Li,et al.  Reliability challenges for copper interconnects , 2004, Microelectron. Reliab..

[23]  K. Taniguchi,et al.  A new model of time evolution of gate leakage current after soft breakdown in ultra-thin gate oxides , 2002, Digest. International Electron Devices Meeting,.

[24]  J. Gill,et al.  Comprehensive reliability evaluation of a 90 nm CMOS technology with Cu/PECVD low-k BEOL , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[25]  W. Mckee,et al.  Leakage and breakdown reliability issues associated with low-k dielectrics in a dual-damascene Cu process , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[26]  J. Suehle.  Ultrathin gate oxide reliability: physical models, statistics, and characterization , 2002 .

[27]  L. Pantisano,et al.  RF performance vulnerability to hot carrier stress and consequent breakdown in low power 90 nm RFCMOS , 2003, IEEE International Electron Devices Meeting 2003.

[28]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[29]  G. Groeseneken,et al.  Potential vulnerability of dynamic CMOS logic to soft gate oxide breakdown , 2003, IEEE Electron Device Letters.

[30]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[31]  R. Degraeve,et al.  Consistent model for short-channel nMOSFET after hard gate oxide breakdown , 2002 .

[32]  E. Augendre,et al.  Experimental verification of SRAM cell functionality after hard and soft gate oxide breakdowns , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[33]  James H. Stathis,et al.  Reliability limits for the gate insulator in CMOS technology , 2002, IBM J. Res. Dev..

[34]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[35]  J. Stathis,et al.  The impact of gate-oxide breakdown on SRAM stability , 2002, IEEE Electron Device Letters.

[36]  R. Degraeve,et al.  Implications of progressive wear-out for lifetime extrapolation of ultra-thin (EOT /spl sim/ 1 nm) SiON films , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[37]  Barbara L. Welther,et al.  The impact , 1995 .