An efficient digit-serial systolic multiplier for finite fields GF(2/sup m/)
暂无分享,去创建一个
[1] Keshab K. Parhi,et al. Efficient finite field serial/parallel multiplication , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.
[2] Keshab K. Parhi,et al. Efficient semisystolic architectures for finite-field arithmetic , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[3] R. Blahut. Theory and practice of error control codes , 1983 .
[4] Peter F. Corbett,et al. Digit-serial processing techniques , 1990 .
[5] Sun-Yuan Kung,et al. On supercomputing with systolic/wavefront array processors , 1984 .
[6] Christof Paar,et al. A super-serial Galois fields multiplier for FPGAs and its application to public-key algorithms , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[7] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[8] Keshab K. Parhi. A systematic approach for design of digit-serial signal processing architectures , 1991 .
[9] Chin-Liang Wang,et al. Systolic array implementation of multipliers for finite fields GF(2/sup m/) , 1991 .
[10] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.
[11] C.-L. Wang,et al. Digit-serial systolic multiplier for finite fields GF(2m) , 1998 .