On the design of RF-DACs for random acquisition based reconfigurable receivers

Meeting the pressing power and bandwidth requirements of modern communication systems requires the development of highly efficient reconfigurable transceivers. On the receiver side, we present a new class of reconfigurable receiver that utilizes random projections to balance the power-bandwidth tradeoff. Such random projection front-ends are ubiquitous and allow the use of sub-Nyquist ADCs. These systems utilize high speed DACs, typically found in transmitters, to generate high fidelity random signals. The emergence of RF-DACs, used for direct digital-to-RF synthesis, can be leveraged for random projection reconfigurable receivers. However, the need for high output power and linearity in both the transmitter and receiver DACs forces an evaluation of RF-DAC topologies with respect to drain efficiency. In this paper, the power efficiencies of several RF-DAC topologies are compared.

[1]  Arthur Nieuwoudt,et al.  Analytical wide-band modeling of high frequency resistance in integrated spiral inductors , 2007 .

[2]  C.W. Bostian,et al.  Analog to Digital Converters , 2020, Embedded Systems Design using the MSP430FR2355 LaunchPad™.

[3]  Arthur Nieuwoudt,et al.  Hierarchical Optimization Methodology for Wideband Low Noise Amplifiers , 2007, 2007 Asia and South Pacific Design Automation Conference.

[4]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[5]  Friedrich Jondral,et al.  Software-Defined Radio—Basics and Evolution to Cognitive Radio , 2005, EURASIP J. Wirel. Commun. Netw..

[6]  N. V. Silva,et al.  Design and Optimization of Flexible and Coding Efficient All-Digital RF Transmitters , 2013, IEEE Transactions on Microwave Theory and Techniques.

[7]  Y. Massoud,et al.  A wide band reconfigurable radio using compressive sensing , 2012, WAMICON 2012 IEEE Wireless & Microwave Technology Conference.

[8]  E.J. Candes,et al.  An Introduction To Compressive Sampling , 2008, IEEE Signal Processing Magazine.

[9]  S. Kirolos,et al.  A prototype hardware for random demodulation based compressive analog-to-digital conversion , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[10]  Yehia Massoud,et al.  A sub-Nyquist reconfigurable receiver via random demodulation , 2013, WAMICON 2013.

[11]  Arthur Nieuwoudt,et al.  Numerical Design Optimization Methodology for Wideband and Multi-Band Inductively Degenerated Cascode CMOS Low Noise Amplifiers , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Chao Lu,et al.  A 24.7dBm all-digital RF transmitter for multimode broadband applications in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[13]  Waleed Khalil,et al.  Direct digital-to-RF digital-to-analogue converter using image replica and nonlinearity cancelling architecture , 2010 .

[14]  Y. Massoud,et al.  Compressive sensing with sub-Nyquist clocks using frequency division multiplexed random sequences , 2012, WAMICON 2012 IEEE Wireless & Microwave Technology Conference.

[15]  Susan Luschas,et al.  Radio frequency digital-to-analog converter , 2004, IEEE Journal of Solid-State Circuits.

[16]  Jan Craninckx,et al.  A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[17]  A. Scuderi,et al.  A 25 dBm Digitally Modulated CMOS Power Amplifier for WCDMA/EDGE/OFDM With Adaptive Digital Predistortion and Efficient Power Control , 2009, IEEE Journal of Solid-State Circuits.

[18]  Jan Craninckx,et al.  A CMOS IQ Digital Doherty Transmitter using modulated tuning capacitors , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[19]  Jose Moreira,et al.  A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode , 2011, 2011 IEEE International Solid-State Circuits Conference.