Design methodology for fault-tolerant heterogeneous MPSoC under real-time constraints

We are proposing a system level approach for a fault tolerant heterogeneous multi-processor system-on-chip (HMPSoC) platform that can be customized at design phase according to the requirements and the environmental constraints of the target application. This framework can provide optimal tradeoffs for maximizing the reliability of the system under real-time constraints. The proposed heterogeneous platform consists of a mesh-based network-on-chip (NoC) communication architecture, which is equipped with two different types of processing elements: (i) high fault tolerance (FT) and (ii) high performance (HP) processors. For critical applications, the designer can increase the proportion of fault tolerant processors in the HMPSoC in order to minimize the probability of failure by compromising the overall performance. Similarly, for less critical applications, the overall performance will increase by having a higher ratio of high performance processors. We will analyze the proposed HMPSoC architecture under different faults and performance constraints, so that the precise proportion of the diverse processors may be adjusted. The design space exploration has been carried out using our system-level design tool and the resulting schedules have been verified by executing the applications on cycle-accurate XHiNoC simulator. The objective of this approach is to generate a dependable system under hard real-time constraints with minimized hardware effort related to the adopted processing elements.

[1]  Ying Tan,et al.  Resource-aware High Performance Scheduling for Embedded MPSoCs With the Application of MPEG Decoding , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[2]  Michael Nicolaidis,et al.  Soft Errors in Modern Electronic Systems , 2010 .

[3]  J. Gaisler,et al.  Radiation characterization of a dual core LEON3-FT processor , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[4]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Matthias Pflanz.  On-line Error Detection and Fast Recover Techniques for Dependable Embedded Processors , 2002, Lecture Notes in Computer Science.

[6]  Radu Marculescu,et al.  FARM: Fault-aware resource management in NoC-based multiprocessor platforms , 2011, 2011 Design, Automation & Test in Europe.

[7]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Peeter Ellervee,et al.  Contention aware scheduling for NoC-based real-time systems , 2011, 2011 NORCHIP.

[9]  René van Leuken,et al.  MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[10]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[11]  Qiang Xu,et al.  Lifetime reliability-aware task allocation and scheduling for MPSoC platforms , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[12]  Gert Jervan,et al.  System-Level Design of NoC-Based Dependable Embedded Systems , 2011 .

[13]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Sun-Yuan Kung,et al.  Trend and Challenge on System-on-a-Chip Designs , 2008, J. Signal Process. Syst..

[15]  Petru Eles,et al.  Low-Energy Standby-Sparing for Hard Real-Time Systems , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Sanjoy K. Baruah,et al.  Towards the Design of Certifiable Mixed-criticality Systems , 2010, 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium.

[17]  Radu Marculescu,et al.  Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[18]  Marilyn Wolf,et al.  Multiprocessor system-on-chip technology , 2009, IEEE Signal Processing Magazine.

[19]  Andreas Steininger,et al.  Is Asynchronous Logic More Robust Than Synchronous Logic? , 2009, IEEE Transactions on Dependable and Secure Computing.

[20]  Petru Eles,et al.  Synthesis of Fault-Tolerant Embedded Systems , 2008, 2008 Design, Automation and Test in Europe.

[21]  Fabrice Monteiro,et al.  A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture , 2011, Int. J. Reconfigurable Comput..

[22]  Mark Bohr,et al.  The new era of scaling in an SoC world , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[23]  Petru Eles,et al.  Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and Replication , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Peeter Ellervee,et al.  Design space exploration and optimisation for NoC-based timing sensitive systems , 2010, 2010 12th Biennial Baltic Electronics Conference.

[25]  Roman Obermaisser,et al.  From a Federated to an Integrated Automotive Architecture , 2008 .

[26]  Bassam Tabbara,et al.  System Level Design of Embedded Systems , 2000 .

[27]  Fabrice Monteiro,et al.  A HW/SW mixed mechanism to improve the dependability of a stack processor , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[28]  Petru Eles,et al.  Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[29]  Manfred Glesner,et al.  New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip , 2011, IEEE Transactions on Parallel and Distributed Systems.

[30]  Norman P. Jouppi,et al.  Heterogeneous chip multiprocessors , 2005, Computer.