Microwave damage susceptibility trend of a bipolar transistor as a function of frequency

We conduct a theoretical study of the damage susceptibility trend of a typical bipolar transistor induced by a high-power microwave (HPM) as a function of frequency. The dependences of the burnout time and the damage power on the signal frequency are obtained. Studies of the internal damage process and the mechanism of the device are carried out from the variation analysis of the distribution of the electric field, current density, and temperature. The investigation shows that the burnout time linearly depends on the signal frequency. The current density and the electric field at the damage position decrease with increasing frequency. Meanwhile, the temperature elevation occurs in the area between the p–n junction and the n–n+ interface due to the increase of the electric field. Adopting the data analysis software, the relationship between the damage power and frequency is obtained. Moreover, the thickness of the substrate has a significant effect on the burnout time.

[1]  J.L. ter Haseborg,et al.  Susceptibility of some electronic equipment to HPEM threats , 2004, IEEE Transactions on Electromagnetic Compatibility.

[2]  M.G. Backstrom,et al.  Susceptibility of electronic systems to high-power microwaves: summary of test experience , 2004, IEEE Transactions on Electromagnetic Compatibility.

[3]  R. Hoad,et al.  Trends in EM susceptibility of IT equipment , 2004, IEEE Transactions on Electromagnetic Compatibility.

[4]  Xin Zhao,et al.  DERIVATIVE CONSTRAINED ROBUST LCMV BEAMFORMING ALGORITHM , 2008 .

[5]  O. Lunden,et al.  Susceptibility of Civilian GPS Receivers to Electromagnetic Radiation , 2008, IEEE Transactions on Electromagnetic Compatibility.

[6]  Haiyang Wang,et al.  EXPERIMENTAL STUDY AND SPICE SIMULATION OF CMOS INVERTERS LATCH-UP EFFECTS DUE TO HIGH POWER MICROWAVE INTERFERENCE , 2008 .

[7]  Agis A. Iliadis,et al.  Latch-up effects in CMOS inverters due to high power pulsed electromagnetic interference , 2008 .

[8]  Kyechong Kim,et al.  Theoretical Foundation for Upsets in CMOS Circuits Due to High-Power Electromagnetic Interference , 2010, IEEE Transactions on Device and Materials Reliability.

[9]  Kyechong Kim,et al.  Operational upsets and critical new bit errors in CMOS digital inverters due to high power pulsed electromagnetic interference , 2010 .

[10]  Qing Huo Liu,et al.  Thermal Accumulation Effects on the Transient Temperature Responses in LDMOSFETs Under the Impact of a Periodic Electromagnetic Pulse , 2010, IEEE Transactions on Electron Devices.