Study on Low Warpage and High Reliability for Large Package Using TSV-Free Interposer Technology Through SMART Codesign Modeling

Through-silicon via (TSV)-free interposer (TFI) technology eliminates TSV fabrication and reduces manufacturing and material cost. In this paper, structure–material–assembly–reliability–thermal (SMART) codesign modeling methodology is established for a package using TFI technology by considering wafer process, package assembly and package/board-level temperature cycling reliability, and thermal performance to optimize structure design, assembly process, and material selection. Experimental results are used to validate wafer warpage modeling results first. Through wafer-level modeling, suitable carrier and molding compound materials are recommended to control wafer warpage less than 2 mm for 12-in molded wafer. Effects of coefficient of thermal expansion of package substrate and stiffener on package warpage induced by assembly reflow process are simulated and analyzed. The recommended materials and geometry design based on thermal cycling reliability simulation are aligned with that from wafer and package warpage simulation results. The final test vehicle design and material selection are determined based on SMART codesign modeling results for achieving successful TFI wafer process and package assembly and long-term board-level reliability.

[1]  Fa Xing Che,et al.  Reliability study of 3D IC packaging based on through-silicon interposer (TSI) and silicon-less interconnection technology (SLIT) using finite element analysis , 2016, Microelectron. Reliab..

[2]  H. Reichl,et al.  High aspect ratio TSV copper filling with different seed layers , 2008, 2008 58th Electronic Components and Technology Conference.

[3]  E. Beyne.  Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Kirsten Weide-Zaage,et al.  Investigation of stress distribution in via bottom of Cu-via structures with different via form by means of submodeling , 2009, Microelectron. Reliab..

[5]  T. Kurihara,et al.  Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring , 2008, 2008 58th Electronic Components and Technology Conference.

[6]  Suresh Ramalingam,et al.  Ceramics vs. low-CTE organic packaging of TSV silicon interposers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[7]  M. Privett,et al.  Temporary Bonding and DeBonding Enabling TSV Formation and 3D Integration for Ultra-thin Wafers , 2008, 2008 10th Electronics Packaging Technology Conference.

[8]  Chang-Chi Lee,et al.  An Overview of the Development of a GPU with Integrated HBM on Silicon Interposer , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[9]  F. Che,et al.  Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.

[10]  Xiaowu Zhang,et al.  The study of thermo-mechanical reliability for multi-layer stacked chip module with through-silicon-via (TSV) , 2010, 2010 12th Electronics Packaging Technology Conference.

[11]  Leila Ladani,et al.  Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits , 2010 .

[12]  F. X. Che,et al.  Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[13]  Fa Xing Che.  Dynamic Stress Modeling on Wafer Thinning Process and Reliability Analysis for TSV Wafer , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[14]  K. N. Tu,et al.  Reliability challenges in 3D IC packaging technology , 2011, Microelectron. Reliab..

[15]  F. X. Che,et al.  Fatigue Reliability Analysis of Sn–Ag–Cu Solder Joints Subject to Thermal Cycling , 2013, IEEE Transactions on Device and Materials Reliability.

[16]  H. Y. Li,et al.  Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[17]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.

[18]  Xiaowu Zhang,et al.  Study on Cu Protrusion of Through-Silicon Via , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[19]  S. Ramalingam,et al.  Development of Non-TSV Interposer (NTI) for High Electrical Performance Package , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[20]  Bart Vandevelde,et al.  Cu pumping in TSVs: Effect of pre-CMP thermal budget , 2011, Microelectron. Reliab..

[21]  J.H.L. Pang,et al.  Mechanical Properties for 95.5Sn–3.8Ag–0.7Cu Lead-Free Solder Alloy , 2005, IEEE Transactions on Components and Packaging Technologies.

[22]  W. Marsden.  I and J , 2012 .