Automated synthesis of EDACs for FLASH memories with user-selectable correction capability

Tackling the design of a mission-critical system is a rather complex task: different and quite often contrasting dimensions need to be explored and the related trade-offs need to be evaluated. Designing a mass-memory device is one of the typical issues of mission-critical applications: the whole system is expected to accomplish a high level of dependability which highly relies on the dependability provided by the mass-memory device itself. NAND flash-memories could be used for this goal: in fact on the one hand they are nonvolatile, shock-resistant and powereconomic but on the other hand they have several drawbacks (e.g., higher cost and number of erasure cycles bounded). Error Detection And Correction (EDAC) techniques could be exploited to improve dependability of flash-memory devices: in particular binary Bose and Ray-Chaudhuri (BCH) codes are a well known correcting code technique for NAND flash-memories. In spite of the importance of error correction capability several other equally critical dimensions need to be explored during the design of binary BCH codes for a flashmemory based mass-memory device. No systematic approach has so far been proposed to consider them all as a whole: as a consequence a novel design environment with a user-selectable error correction capability is aimed at supporting the design of binary BCH codes for a flash-memory based mass-memory device.

[1]  Fritz Gliem,et al.  NAND- Flash Memory Technology in Mass Memory Systems for Space Applications , 2008 .

[2]  Roberto Ravasio,et al.  Error Correction Codes for Non-Volatile Memories , 2008 .

[3]  Keonsoo Kim,et al.  Direct Field Effect of Neighboring Cell Transistor on Cell-to-Cell Interference of nand Flash Cell Arrays , 2009, IEEE Electron Device Letters.

[4]  Cheng-Wen Wu,et al.  An Adaptive-Rate Error Correction Scheme for NAND Flash Memory , 2009, 2009 27th IEEE VLSI Test Symposium.

[5]  R. Blahut.  Theory and practice of error control codes , 1983 .

[6]  Kenneth Rose,et al.  Design of on-chip error correction systems for multilevel NOR and NAND flash memories , 2007, IET Circuits Devices Syst..

[7]  J.L. Massey,et al.  Theory and practice of error control codes , 1986, Proceedings of the IEEE.

[8]  Wei Liu,et al.  Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[9]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[10]  Guido Torelli,et al.  On-chip error correcting techniques for new-generation flash memories , 2003, Proc. IEEE.

[11]  J. E. Brewer,et al.  Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices , 2008 .

[12]  Paolo Prinetto,et al.  FLARE: A design environment for FLASH-based space applications , 2009, 2009 IEEE International High Level Design Validation and Test Workshop.

[13]  Jirí Adámek.  Foundations of coding - theory and applications of error-correcting codes with an introduction to cryptography and information theory , 1991 .

[14]  Kewal K. Saluja,et al.  Flash memory disturbances: modeling and test , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[15]  D. Ielmini.  Reliability issues and modeling of Flash and post-Flash memory (Invited Paper) , 2009 .

[16]  X. Youzhi.  Implementation of Berlekamp-Massey algorithm without inversion , 1991 .

[17]  Paolo Prinetto,et al.  Flash-memories in Space Applications: Trends and Challenges , 2009 .

[18]  Alfredo Benso,et al.  Fault Injection Techniques and Tools for Embedded Systems , 2003 .