Improvement network-on-chip bandwidth utilization through multi protocol label switching by dividing bandwidth

we propose a combination of Mesh topology and Bisection routing in MPLS and IP network-on-chip which can increase Communication load with quality of service which is suitable for multimedia applications. We compare the performance of 2d-Mesh architectures in the sense of on chip network design methodology. The simulations of the architectures are done with two-dimensional Mesh topologies that used MPLS base recovery mechanism with bisection routing in source switch, to provide additional bandwidth for application that need more bandwidth than one link. We also carry out the high level simulation of on chip network using NS-2 to verify the analytical analysis.

[1]  Radu Marculescu,et al.  On-Chip Stochastic Communication , 2003, DATE.

[2]  Jeffrey T. Draper,et al.  Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[3]  Axel Jantsch,et al.  Simulation and Evaluation of a Network on Chip Architecture Using Ns-2 , 2002 .

[4]  F. Nadeem,et al.  Using the NS-2 Network Simulator for Evaluating Network on Chips (NoC) , 2006, 2006 International Conference on Emerging Technologies.

[5]  C. Roark,et al.  New developments in a PI-Bus specification by the JIAWG and SAE , 1992, Proceedings of the IEEE 1992 National Aerospace and Electronics Conference@m_NAECON 1992.

[6]  Jeffrey T. Draper,et al.  Characterization of a Fault-tolerant NoC Router , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[7]  J.H. Park,et al.  MPEG-4 video codec on an ARM core and AMBA , 2001, Proceedings of Workshop and Exhibition on MPEG-4 (Cat. No.01EX511).

[8]  Yusuf Leblebici,et al.  Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Niraj K. Jha,et al.  Fault-tolerant computer system design , 1996, IEEE Parallel & Distributed Technology: Systems & Applications.

[10]  Rabi N. Mahapatra,et al.  A heuristic for peak power constrained design of network-on-chip (NoC) based multimode systems , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[11]  B. Drerup,et al.  Next generation CoreConnect/spl trade/ processor local bus architecture , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[12]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.