A digital systolic neural network chip (DSNC)

The DSNC chip implements one neural network layer having 25 fully inter-connected neurons. It is a digital, systolic, pipelined, integer based architecture. The chip is primarily designed for image processing tasks devised upon the basic backpropagation neural-network algorithm. Forward processing as well as learning are supported and carried out in parallel with each other. A network built using this chip can have unlimited number of layers when working in forward mode, and up to three layers if learning is required. The topology of a network is user defined. A chip can handle up to 25 inputs in each input example. Input and output data are nine bits; weights, biases and their updated values are eight bits. A chip can process images of up to 550/spl times/550 pixels in real-time when processing neighborhoods of 25 pixels, and larger images when using smaller neighborhoods. The chip requires about two million transistors and 180 I/O pins.

[1]  Christian Lehmann,et al.  A generic systolic array building block for neural networks with on-chip learning , 1993, IEEE Trans. Neural Networks.

[2]  S. Y. Kung,et al.  Digital VLSI architectures for neural networks , 1989, IEEE International Symposium on Circuits and Systems,.

[3]  D. J. Myers,et al.  A high performance digital processor for implementing large artificial neural networks , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[4]  M. A. Bayoumi,et al.  A reconfigurable 'ANN' architecture , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[5]  John Wawrzynek,et al.  The design of a neuro-microprocessor , 1993, IEEE Trans. Neural Networks.

[6]  Bing J. Sheu,et al.  Digital VLSI multiprocessor design for neurocomputers , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[7]  Ran Ginosar,et al.  Neural-network-aided design for image processing , 1991, Other Conferences.

[8]  Katsunari Shibata,et al.  A self-learning digital neural network using wafer-scale LSI , 1993 .

[9]  M. Yagyu,et al.  Design, fabrication and evaluation of a 5-inch wafer scale neural network LSI composed on 576 digital neurons , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[10]  Takeshi Sakata,et al.  A single 1.5-V digital chip for a 106 synapse neural network , 1993, IEEE Trans. Neural Networks.

[11]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.