An IEEE 1149.1-based BIST method for at-speed testing of inter-switch links in network on chip

With advance in technology and working frequency reaching gigahertz, designing and testing interconnects have become an important issue. In this paper, we proposed a BIST-based boundary scan architecture to at-speed test of crosstalk faults for inter-switch communication links in network on chip. This architecture includes enhanced cells intended for MVT model test patterns generation and analysis test responses. One new instruction is used to control cells and TPG controller in the at-speed test mode in order to fully comply with conventional IEEE 1149.1 standard.

[1]  Luigi Carro,et al.  Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  Partha Pratim Pande,et al.  Timing analysis of network on chip architectures for MP-SoC platforms , 2005, Microelectron. J..

[4]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  Martin Steffen,et al.  Author ' s personal copy ARTICLE IN PRESS , 2009 .

[6]  Jan-Ou Wu,et al.  Coupling aware RLC-based clock routings for crosstalk minimization , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Niu Chunping,et al.  Five modified boundary scan adaptive test generation algorithms , 2006 .

[8]  Sujit Dey,et al.  Analysis of interconnect crosstalk defect coverage of test sets , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  Sungho Kang,et al.  MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs , 2007, J. Electron. Test..

[10]  Mehrdad Nourani,et al.  Multiple transition model and enhanced boundary scan architecture to test interconnects for signal integrity , 2003, Proceedings 21st International Conference on Computer Design.

[11]  Wang,et al.  System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .

[12]  Eric Bogatin,et al.  Signal and Power Integrity - Simplified , 2009 .

[13]  Xiaoqing Wen,et al.  Design for Testability , 2006 .

[14]  Keith Lofstrom.  Early capture for boundary scan timing measurements , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Johnny Öberg,et al.  Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[16]  Sandeep K. Gupta,et al.  BIST TPGs for faults in board level interconnect via boundary scan , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[17]  Mehrdad Nourani,et al.  Extending JTAG for testing signal integrity in SoCs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[18]  Nagaraj Ns,et al.  Crosstalk noise verification in digital designs with interconnect process variations , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[19]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using extended JTAG architecture , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Érika F. Cota,et al.  Constraint-Driven Test Scheduling for NoC-Based Systems , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Giovanni De Micheli,et al.  Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.

[22]  Mehrdad Nourani,et al.  Test pattern generation for signal integrity faults on long interconnects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[23]  Melvin A. Breuer,et al.  Test generation for capacitance and inductance induced noise on interconnects in vlsi logic , 2006 .

[24]  Mehrdad Nourani,et al.  Signal integrity fault analysis using reduced-order modeling , 2002, DAC '02.

[25]  Lee Whetsel.  Proposal to simplify development of a mixed signal test standard , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[26]  Andrew B. Kahng,et al.  Interconnect tuning strategies for high-performance ICs , 1998, DATE.

[27]  Israel Koren,et al.  Crosstalk minimization in three-layer HVH channel routing , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[28]  A. Ivanov,et al.  A packet switching communication-based test access mechanism for system chips , 2001, IEEE European Test Workshop, 2001..

[29]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using boundary scan , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[30]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[31]  S. Gupta,et al.  Validation and test issues related to noise induced by parasitic inductances of VLSI interconnects , 2002 .

[32]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[33]  Alexandre M. Amory,et al.  Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[34]  Érika F. Cota,et al.  Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[35]  Partha Pratim Pande,et al.  Testing Network-on-Chip Communication Fabrics , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Ravishankar Arunachalam,et al.  A novel algorithm for testing crosstalk induced delay faults in VLSI circuits , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[37]  Drago Žagar,et al.  Crosstalk effects in ADSL systems , 2006 .

[38]  Shin'ichi Wakabayashi,et al.  Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer , 2000, ASP-DAC '00.

[39]  Dhiraj K. Pradhan,et al.  Reuse-based test access and integrated test scheduling for network-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[40]  Christos A. Papachristou,et al.  Improving bus test via IDDT and boundary scan , 2001, DAC '01.