CMOS integration of high-k/metal gate transistors in diffusion and gate replacement (D&GR) scheme for dynamic random access memory peripheral circuits

Integration of high-k/metal gate stacks in peripheral transistors is a major candidate to ensure continued scaling of dynamic random access memory (DRAM) technology. In this paper, the CMOS integration of diffusion and gate replacement (D&GR) high-k/metal gate stacks is investigated, evaluating four different approaches for the critical patterning step of removing the N-type field effect transistor (NFET) effective work function (eWF) shifter stack from the P-type field effect transistor (PFET) area. The effect of plasma exposure during the patterning step is investigated in detail and found to have a strong impact on threshold voltage tunability. A CMOS integration scheme based on an experimental wet-compatible photoresist is developed and the fulfillment of the main device metrics [equivalent oxide thickness (EOT), eWF, gate leakage current density, on/off currents, short channel control] is demonstrated.

[1]  T. Schram,et al.  Cleaning and Strip Requirement for Metal Gate Based CMOS Integration , 2009 .

[2]  Takashi Ando,et al.  Ultimate Scaling of High-κ Gate Dielectrics: Higher-κ or Interfacial Layer Scavenging? , 2012, Materials.

[3]  Jong-Ho Lee,et al.  A highly manufacturable MIPS (metal inserted poly-Si stack) technology with novel threshold voltage control , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[4]  T. Ando,et al.  Understanding mobility mechanisms in extremely scaled HfO2 (EOT 0.42 nm) using remote interfacial layer scavenging technique and Vt-tuning dipoles with gate-first process , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[5]  Lanthanum diffusion in the TiN/LaOx/HfSiO/SiO2/Si stack , 2011 .

[6]  R. Ritzenthaler,et al.  Improving the low-frequency noise performance of input/output DRAM peripheral pMOSFETs , 2017, 2017 International Conference on Noise and Fluctuations (ICNF).

[7]  Naoto Horiguchi,et al.  Diffusion and Gate Replacement: A New Gate-First High- $k$ /Metal Gate CMOS Integration Scheme Suppressing Gate Height Asymmetry , 2016, IEEE Transactions on Electron Devices.

[8]  V. Narayanan,et al.  Systematic study of pFET V/sub t/ with Hf-based gate stacks with poly-Si and FUSI gates , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[9]  Hemanth Jagannathan,et al.  Engineering High Dielectric Constant Materials for Band-Edge CMOS Applications , 2008 .

[10]  Naoto Horiguchi,et al.  Reliability impact of advanced doping techniques for DRAM peripheral MOSFETs , 2015, 2015 International Conference on IC Design & Technology (ICICDT).

[11]  R. Ritzenthaler,et al.  Gate stack engineering to enhance high-κ/metal gate reliability for DRAM I/O applications , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[12]  Naoto Horiguchi,et al.  A Low-Power HKMG CMOS Platform Compatible With Dram Node 2× and Beyond , 2014, IEEE Transactions on Electron Devices.

[13]  Naoto Horiguchi,et al.  I/O thick oxide device integration using Diffusion and Gate Replacement (D&GR) gate stack integration , 2015, 2015 International Conference on IC Design & Technology (ICICDT).

[14]  E. Cartier,et al.  (Invited) The Past, Present and Future of High-k/Metal Gates , 2013 .

[15]  N. Collaert,et al.  On the origin of the mobility reduction in bulk-Si, UTBOX-FDSOI and SiGe devices with ultrathin-EOT dielectrics , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.

[17]  E. Simoen,et al.  A new high-k/metal gate CMOS integration scheme (Diffusion and Gate Replacement) suppressing gate height asymmetry and compatible with high-thermal budget memory technologies , 2014, 2014 IEEE International Electron Devices Meeting.

[18]  M. Ieong,et al.  Band-Edge High-Performance High-k/Metal Gate n-MOSFETs Using Cap Layers Containing Group IIA and IIIB Elements with Gate-First Processing for 45 nm and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[19]  Y.H. Kim,et al.  Band Edge High-/spl kappa/ /Metal Gate n-MOSFETs Using Ultra Thin Capping Layers , 2007, 2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[20]  Evaluation and modeling of lanthanum diffusion in TiN/La2O3/HfSiON/SiO2/Si high-k stacks , 2012 .

[21]  S. Chew,et al.  Process control & integration options of RMG technology for aggressively scaled devices , 2012, Symposium on VLSI Technology.

[22]  R. Ritzenthaler,et al.  Optimized material solutions for advanced DRAM peripheral transistors , 2016 .

[23]  R. Ritzenthaler,et al.  Low-Frequency Noise Assessment of the Oxide Trap Density in Thick-Oxide Input-Output Transistors for DRAM Applications , 2016 .

[24]  E. Cartier,et al.  Origins of Effective Work Function Roll-Off Behavior for High-κ Last Replacement Metal Gate Stacks , 2013, IEEE Electron Device Letters.

[25]  Sung-Joo Hong,et al.  Gate-first high-k/metal gate DRAM technology for low power and high performance products , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).