Design and security evaluation of balanced 1-of-n circuits

A new design flow for security is presented. Cryptographic circuit specifications are first refined and then mapped to a secure power-balanced library consisting of novel mixed 1-of-2 and 1-of-4 components based on N -nary logic. Logic optimisation tools are then applied to generate secure synchronous circuits for layout generation. The circuits generated are more efficient than balanced circuits generated by alternative techniques. A new method is presented for evaluating the security of such circuits. A security metric is introduced, which is based on the common selection function that is widely used in differential power analysis (DPA) attacks and a correlation measure similar to the one used in correlation power analysis (CPA) attacks. The metric enables the construction of a library of robust cryptograhic components including S -boxes that are more resistant to attack.

[1]  Alessandro Trifiletti,et al.  A novel CMOS logic style with data independent power consumption , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  Ingrid Verbauwhede,et al.  Design method for constant power consumption of differential logic circuits , 2005, Design, Automation and Test in Europe.

[3]  Alexandre Yakovlev,et al.  Design and analysis of dual-rail circuits for security applications , 2005, IEEE Transactions on Computers.

[4]  Ingrid Verbauwhede,et al.  A VLSI design flow for secure side-channel attack resistant ICs , 2005, Design, Automation and Test in Europe.

[5]  Sung-Mo Kang,et al.  Implication graph based domino logic synthesis , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[6]  Yoshinori Tanaka,et al.  Logic Synthesis Technique for High Speed Differential Dynamic Logic with Asymmetric Slope Transition , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[7]  David A. Wagner,et al.  Fault attacks on dual-rail encoded systems , 2005, 21st Annual Computer Security Applications Conference (ACSAC'05).

[8]  Eli Biham,et al.  Differential Fault Analysis of Secret Key Cryptosystems , 1997, CRYPTO.

[9]  Mohammed Benaissa,et al.  GF(2^m) Multiplication and Division Over the Dual Basis , 1996, IEEE Trans. Computers.

[10]  Alessandro Trifiletti,et al.  Side channel analysis resistant design flow , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Ross Anderson,et al.  Serpent: A Proposal for the Advanced Encryption Standard , 1998 .

[12]  Carl Sechen,et al.  Dynamic logic synthesis , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[13]  George S. Taylor,et al.  Improving smart card security using self-timed circuits , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[14]  Alfred Menezes,et al.  Handbook of Applied Cryptography , 2018 .

[15]  Lilian Bossuet,et al.  Experimental implementation of DPA attacks on AES design with Flash-based FPGA technology , 2009, 2009 6th International Multi-Conference on Systems, Signals and Devices.

[16]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[17]  Robert H. Sloan,et al.  Examining Smart-Card Security under the Threat of Power Analysis Attacks , 2002, IEEE Trans. Computers.