Design of Application Specific Processors for the Cached FFT Algorithm
暂无分享,去创建一个
Gerd Ascheid | Heinrich Meyr | Guido Masera | Abdullah Atalar | Oguzhan Atak | Mario Nicola | Erdal Arikan | Harold Ishebabi | David Kammler
[1] Bevan M. Baas,et al. A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.
[2] Gerd Ascheid,et al. FFT processor: a case study in ASIP development , 2005 .
[3] An-Yeu Wu,et al. VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-Based Communication Systems , 2003, EURASIP J. Adv. Signal Process..
[4] Myung Hoon Sunwoo,et al. Application-specific DSP architecture for fast Fourier transform , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.
[5] H. Meyr,et al. A framework for automated and optimized ASIP implementation supporting multiple hardware description languages , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[6] Heinrich Meyr,et al. A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[7] Karsten P. Ulland,et al. Vii. References , 2022 .