A quantitative performance analysis of FinFET based multiplier circuits

In this paper, we investigate and compare the performance of four different FinFET based multiplier topologies in terms of their leakage power, dynamic power, delay and power delay product at the transistor level. The multiplier topologies analyzed are Ripple Carry Array multiplier, Carry Save Array multiplier, Wallace Tree multiplier and Baugh-Wooley multiplier. The circuit simulations were performed in HSPICE using 20nm, and 14nm low-power FinFET models. 16×16 and 32×32 bit multiplier architectures were implemented for each topology. The results show that the Baugh-Wooley multiplier has the best power performance among all the multipliers investigated. The Wallace tree multiplier is the fastest among the all the multipliers for the 16×16 multiplier architecture. As the number of input bits increased, the Baugh-Wooley multiplier exhibited better power delay product. The results of this research is expected to provide a starting point for the design and analysis of more complex FinFET based circuits at transistor level.

[1]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[2]  Eugene John,et al.  Leakage and delay analysis in FinFET array multiplier circuits , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  S. Akashe,et al.  Designing and simulation of full adder cell using FINFET technique , 2013, 2013 7th International Conference on Intelligent Systems and Control (ISCO).

[4]  Niraj K. Jha,et al.  Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Jeffrey Bokor,et al.  Moore's law lives on [CMOS transistors] , 2003 .

[6]  Ali Muhtaroglu,et al.  PETAM: Power estimation tool for array multipliers , 2012, 2012 International Conference on Energy Aware Computing.

[7]  I. Aller,et al.  FinFET SRAM for high-performance low-power applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[8]  Volkan Kursun,et al.  Low-power high-performance FinFET sequential circuits , 2007, 2007 IEEE International SOC Conference.

[9]  Tsu-Jae King,et al.  FinFETs for nanoscale CMOS digital integrated circuits , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[10]  N. N. Shah,et al.  Comparative analysis for hardware circuit architecture of Wallace tree multiplier , 2013, 2013 International Conference on Intelligent Systems and Signal Processing (ISSP).

[11]  Y. Subbaiah,et al.  A novel low power, low area array multiplier design for DSP applications , 2011, 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies.

[12]  James D. Meindl,et al.  Complete Analytical Model for Different Variations of FinFET , 2013, 2013 39th Annual Northeast Bioengineering Conference.

[13]  Yervant Zorian,et al.  Fault modeling and test algorithm creation strategy for FinFET-based memories , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[14]  Alireza Shafaei,et al.  5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[15]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[16]  Shyam Akashe,et al.  Design and analysis of FINFET pass transistor based XOR and XNOR circuits at 45 nm technology , 2013, 2013 International Conference on Control, Computing, Communication and Materials (ICCCCM).

[17]  J. Kedzierski,et al.  Demonstration of FinFET CMOS circuits , 2002, 60th DRC. Conference Digest Device Research Conference.

[18]  Magnus Själander,et al.  High-speed and low-power multipliers using the Baugh-Wooley algorithm and HPM reduction tree , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[19]  Dongil Kim,et al.  Simple and accurate modeling of double-gate FinFET fin body variations , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[20]  N BhojAjay,et al.  Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology , 2013 .

[21]  Massoud Pedram,et al.  Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits , 2005, IEICE Trans. Electron..