Novel NICE (nitrogen implantation into CMOS gate electrode and source-drain) structure for high reliability and high performance 0.25 /spl mu/m dual gate CMOS

We have proposed a novel structure with high reliability and high performance by nitrogen implantation into gate electrode and source-drain region for 0.25 /spl mu/m dual gate CMOS. It was found that the hot carrier resistance of both N-ch and P-ch MOSFETs can be effectively improved by incorporating nitrogen into the gate oxide with nitrogen implantation on the poly silicon gate. Moreover it was found that Ti-salicided shallow junction for 0.25 /spl mu/m CMOS can be successfully formed without increasing the junction leakage current.<<ETX>>

[1]  R. L. Field,et al.  A symmetric submicron CMOS technology , 1986, 1986 International Electron Devices Meeting.

[2]  T. Hori,et al.  Ultra-thin re-oxidized nitrided-oxides prepared by rapid thermal processing , 1987, 1987 International Electron Devices Meeting.

[3]  Hiroshi Iwai,et al.  Very lightly nitrided oxide gate MOSFETs for deep-sub-micron CMOS devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[4]  Hsing-Huang Tseng,et al.  The influence of fluorine on threshold voltage instabilities in p/sup +/ polysilicon gated p-channel MOSFETs , 1989, International Technical Digest on Electron Devices Meeting.

[5]  Masahide Inuishi,et al.  A high performance and highly reliable dual gate CMOS with gate/n/sup -/ overlapped LDD applicable to the cryogenic operation , 1989, International Technical Digest on Electron Devices Meeting.