A 120-420 MHz delay-locked loop with multi-band voltage-controlled delay unit

A low-jitter and low-power dissipation delay-locked loop (DLL) is presented. A proposed multi-band voltage control delay unit (MVCDU) is employed to extend the operation frequency of the DLL by controlling the delay cell within the MVCDU. The jitter of DLL is reduced due to MVCDU's low sensitivity. The delay cell in the MVCDU employs a differential configuration to further reduce the noise impact from the fluctuation in the supply and ground voltage. The operating frequency of the proposed DLL ranges from 120 to 420 MHz. The proposed design has been fabricated in a TSMC 0.18µm CMOS process. The measured RMS and peak-to-peak jitters are 4.86 and 34.55 ps, respectively, at an operating frequency of 300 MHz. The power dissipation is below 14.85 mW at an operating frequency of 420 MHz. Copyright © 2010 John Wiley & Sons, Ltd.

[1]  Chulwoo Kim,et al.  Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .

[2]  Luca Selmi,et al.  A numerical model for the oscillation frequency, the amplitude and the phase-noise of MOS-current-mode-logic ring oscillators , 2010 .

[3]  George Souliotis,et al.  Current-mode filters based on current mirror arrays , 2008 .

[4]  Costas Psychalinos,et al.  Electronically controlled multiphase sinusoidal oscillators using current amplifiers , 2009 .

[5]  Y. Horen,et al.  New structures of four-phase oscillators obtained by strongly interweaving mono-phase limit-cycle oscillators , 2008 .

[6]  Tad A. Kwasniewski,et al.  A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Yu-Lung Lo,et al.  A fast-lock mixed-mode DLL with wide-range operation and multiphase outputs , 2006 .

[8]  Ko-Chi Kuo,et al.  A low power multi-band selector DLL with wide-locking range , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[9]  William J. Kaiser,et al.  A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop , 2001 .

[10]  Wonchan Kim,et al.  A Low Voltage Low Power CMOS Delay Element , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[11]  P. R. Gray,et al.  A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .

[12]  Costas Psychalinos,et al.  Harmonic oscillators realized using current amplifiers and grounded capacitors , 2007, Int. J. Circuit Theory Appl..

[13]  Shen-Iuan Liu,et al.  A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.

[14]  Wonchan Kim,et al.  A dual-loop delay-locked loop using multiple voltage-controlled delay lines , 2001 .

[15]  Shen-Iuan Liu,et al.  A fast-lock mixed-mode DLL using a 2-b SAR algorithm , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[16]  C. Svensson,et al.  Fast CMOS nonbinary divider and counter , 1993 .

[17]  Young-Soo Sohn,et al.  A VCDL-based 60-760-MHz dual-loop DLL with infinite phase-shift capability and adaptive-bandwidth scheme , 2005, IEEE Journal of Solid-State Circuits.

[18]  Tamás Roska,et al.  Function‐in‐layout: a demonstration with bio‐inspired hyperacuity chip , 2007, Int. J. Circuit Theory Appl..

[19]  Deog-Kyoon Jeong,et al.  An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance , 2000, IEEE Journal of Solid-State Circuits.

[20]  Abumoslem Jannesari,et al.  Sinusoidal shaping of the ISF in LC oscillators , 2008 .

[21]  Alper Demir.  Fully nonlinear oscillator noise analysis: an oscillator with no asymptotic phase , 2007, Int. J. Circuit Theory Appl..

[22]  Armin Tajalli,et al.  A wide tuning range, 1 GHz-2.5 GHz DLL-based fractional frequency synthesizer , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[23]  K. Furutani,et al.  A 667-Mb/s operating digital DLL architecture for 512-Mb DDR SDRAM , 2004, IEEE Journal of Solid-State Circuits.

[24]  Hussain Alzaher.  CMOS digitally programmable quadrature oscillators , 2008 .

[25]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[26]  Domenico Zito,et al.  LC-active VCO for CMOS RF transceivers , 2010 .

[27]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Alper Demir.  Fully nonlinear oscillator noise analysis: an oscillator with no asymptotic phase: Research Articles , 2007 .

[29]  George Souliotis.  A current-mode automatic frequency tuning system for filters with current mirrors , 2010 .

[30]  William J. Dally,et al.  A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.

[31]  Sung-Mo Kang,et al.  Low-power small-area /spl plusmn/7.28 ps jitter 1 GHz DLL-based clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[32]  Tamas Roska,et al.  Function-in-layout: a demonstration with bio-inspired hyperacuity chip: Research Articles , 2007 .

[33]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[34]  B. Johnson,et al.  A Wide-Range Mixed-Mode DLL for a Combination 512 Mb 2.0 Gb/s/pin GDDR3 and 2.5 Gb/s/pin GDDR4 SDRAM , 2008, IEEE Journal of Solid-State Circuits.

[35]  Kamel Besbes,et al.  Low-voltage high-performance current mirrors: Application to linear voltage-to-current converter , 2011, Int. J. Circuit Theory Appl..

[36]  Shen-Iuan Liu,et al.  All-Digital Clock Deskew Buffer with Variable Duty Cycles , 2006, IEICE Trans. Electron..