The implementation of turbo decoder on DSP in W-CDMA system

This paper describes the design and implementation of turbo decoder which has been selected for 3G mobile systems on TMS320C6201 DSP developed by Texas Instruments (TI) in 1998. With the incomparable operating speed, which is 200 MHz (5-ns cycle time), TMS320C6201 DSP can achieve the performance of up to 1600 million instructions per second (MIPS) and consequently has gained more and more popularity in many applications. In this paper a turbo decoder is implemented on the TMS320C6201 evaluation module(EVM) board with the code rate 1/3. To every step of the algorithm, we discussed the optimized C code and the minimum cycle time of CPU (best situation of the theory), and get pleasant decoding speed.

[1]  Mustafa Eroz,et al.  Application and standardization of turbo codes in third-generation high-speed wireless data services , 2000, IEEE Trans. Veh. Technol..

[2]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[3]  Xiaoyong Yu.  Iterative turbo decoder with decision feedback equalizer for signals transmitted over multipath channels , 2001, IEEE VTS 53rd Vehicular Technology Conference, Spring 2001. Proceedings (Cat. No.01CH37202).

[4]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[5]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[6]  Alain Glavieux,et al.  Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .