A 1.0–5.0GHz tunable LNA with automatic frequency calibration in 65 nm CMOS

A 1.0-5.0 GHz tunable low-noise amplifier (LNA) in 65 nm is presented, which employs dual feedback common gate (CG) topology to reduce the noise figure (NF) and out-of-band interference. The amplitude-detection-based automatic frequency calibration technique is proposed to overcome the effects of the process variation with little extra cost. The measured average frequency error after the calibration is less than 4.4 MHz. The proposed dual feedback CG-LNA achieves the power gain of 19~26 dB. The input matching S11 is -18 dB~-5 dB, and the NF is 2.4~3.8 dB. The chip consumes 10.06 mA from one 1.2 V power supply, with 0.7 mm2 die area consumption.

[1]  Byeong-Ha Park,et al.  A 23mW fully integrated GPS receiver with robust interferer rejection in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Hiu Fai Leung,et al.  A 1.2–6.6GHz LNA using transformer feedback for wideband input matching and noise cancellation in 0.13µm CMOS , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Lenian He,et al.  0.9–10GHz low noise amplifier with capacitive cross coupling , 2010, 2010 IEEE International Conference on Ultra-Wideband.

[4]  David J. Allstot,et al.  A capacitor cross-coupled common-gate low-noise amplifier , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Xiaohua Yu,et al.  Analysis and Design of a Reconfigurable Multimode Low-Noise Amplifier Utilizing a Multitap Transformer , 2013, IEEE Transactions on Microwave Theory and Techniques.

[6]  Henrik Sjöland,et al.  A Noise-Cancelling Receiver Front-End With Frequency Selective Input Matching , 2015, IEEE Journal of Solid-State Circuits.

[7]  Zhihua Wang,et al.  A 0.1–5GHz flexible SDR receiver in 65nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).