论文信息 - 8 Gb/s CMOS compatible monolithically integrated silicon optical receiver

8 Gb/s CMOS compatible monolithically integrated silicon optical receiver

We have presented a high-speed monolithically integrated optical receiver fabricated in an unmodified 130 nm CMOS process. The receiver operated with BER<10/sup -9/ up to 8 Gb/s with a sensitivity of -10.9 dBm at 5 Gb/s and -15.4 dBm at 3.125 Gb/s. Single voltage supply (3 V) was possible up to 3.125 Gb/s and at 5 V up to 5 Gb/s. Deeper electrodes can improve performance of the photodetector reducing the reverse bias necessary for high sensitivity high speed operation. This is the highest speed operation reported for any Si-based optical receiver.

Joe C. Campbell | Jeremy D. Schaub | Sebastian Csutak | W. E. Wu

[1] T. K. Woodward,et al. Low-power, small-footprint gigabit Ethernet-compatible optical receiver circuit in 0.25 /spl mu/m CMOS , 2000 .

[2] P. Lim,et al. A 3.3-V monolithic photodetector/CMOS-preamplifier for 531 Mb/s optical data link applications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3] K. Wong,et al. High‐speed and high‐sensitivity silicon‐on‐insulator metal‐semiconductor‐metal photodetector with trench structure , 1996 .

[4] J. A. Lott,et al. Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier , 1994 .

[5] Herschel A. Ainspan,et al. Performance of fiber-optic data links using 670-nm cw VCSELs and a monolithic Si photodetector and CMOS preamplifier , 1994, IBM J. Res. Dev..