A Programmable Configuration Controller for fault-tolerant applications

FPGAs are promising candidates for computational tasks in space applications. However, they are susceptible to radiation-induced errors, the most common failure being due to the corruption of their configuration memory. Module-based partial reconfiguration and frame-based scrubbing are the two most commonly used techniques for detecting and recovering from configuration memory errors. Both methods require user-designed reconfiguration controllers (RC) to read and write FPGA configuration memory data. This paper proposes a Programmable Configuration Controller (PCC) specifically designed for fault-tolerant applications. PCC has a soft Application Specific Instruction Set Processor (ASIP) architecture. The PCC is software programmable using the C language, which allows it to be used in a wide variety of fault-tolerant applications with minimal design and/or hardware overhead. PCC also has instruction extensions to accelerate commonly-used reconfiguration operations such as reading and writing configuration data. Through 5 case studies, we demonstrate that the use of an ASIP architecture for reconfiguration control in applications prone to radiation-induced corruption strikes the right balance between speed, resource utilization and flexibility.

[1]  M. Caffrey,et al.  On-Orbit Results for the Xilinx Virtex-4 FPGA , 2012, 2012 IEEE Radiation Effects Data Workshop.

[2]  M. Lopez-Vallejo,et al.  Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers , 2013, IEEE Transactions on Nuclear Science.

[3]  Yunsup Lee,et al.  The RISC-V Instruction Set Manual , 2014 .

[4]  Mihalis Psarakis,et al.  A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration , 2013, J. Electron. Test..

[5]  Oliver Diessel,et al.  FMER: A hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).

[6]  Khaled Benkrid,et al.  A novel high-performance fault-tolerant ICAP controller , 2012, 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[7]  Paolo Prinetto,et al.  A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[8]  Scott Hauck,et al.  Performance of partial reconfiguration in FPGA systems: A survey and a cost model , 2011, TRETS.

[9]  Tanya Vladimirova,et al.  Mitigation of Radiation Effects in SRAM-Based FPGAs for Space Applications , 2014, ACM Comput. Surv..

[10]  Kizheppatt Vipin,et al.  A high speed open source controller for FPGA Partial Reconfiguration , 2012, 2012 International Conference on Field-Programmable Technology.

[11]  Eduardo de la Torre,et al.  Adaptive reconfigurable voting for enhanced reliability in medium-grained fault tolerant architectures , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[12]  Heather Quinn,et al.  Validation Techniques for Fault Emulation of SRAM-based FPGAs , 2015, IEEE Transactions on Nuclear Science.

[13]  Marco D. Santambrogio,et al.  TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[14]  Oliver Diessel,et al.  Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[15]  Heiko Kalte,et al.  Context saving and restoring for multitasking in reconfigurable systems , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[16]  Tong Wu,et al.  Reconfiguration Control Networks for TMR Systems with Module-Based Recovery , 2016, 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).