Design of Stochastic Computing Circuits Using Nanomagnetic Logic

We consider the design of stochastic computing (SC) hardware based on spintronic devices. SC offers low-cost implementations of arithmetic operations and high degrees of error tolerance. When compared to charge-based devices, spin-based devices could be lower energy, nonvolatile, etc. However, spin-based devices can be fundamentally more error prone than charge-based devices. The marriage of SC architectures and spin-based devices has the potential to produce information processing systems that are robust, low energy, and nonvolatile. In this paper, we investigate SC hardware comprised of nanomagnetic logic (NML) devices. NML is a “beyond-CMOS” technology that uses bistable magnets to store, process, and move binary information. We introduce new NML circuit structures that exploit unique features of the technology to efficiently realize hardware components required for an SC system (e.g., random number generation). We also benchmark NML-based SC circuits against other implementations, and illustrate how features that are unique to NML (e.g., inherent pipelining) can lead to improved performance. Our results indicate NML SC implementations achieve smaller area footprints with reduced energy and delay when compared to CMOS equivalents.

[1]  Peng Li,et al.  Making non-volatile nanomagnet logic non-volatile , 2012, DAC Design Automation Conference 2012.

[2]  Wolfgang Porod,et al.  Majority logic gate for 3D magnetic computing. , 2014, Nanotechnology.

[3]  Eric E. Fullerton,et al.  Reducing the critical current for spin-transfer switching of perpendicularly magnetized nanomagnets , 2009 .

[4]  W. Porod,et al.  Shape Engineering for Controlled Switching With Nanomagnet Logic , 2012, IEEE Transactions on Nanotechnology.

[5]  Paolo Lugli,et al.  On-chip Extraordinary Hall-effect sensors for characterization of nanomagnetic logic devices , 2010 .

[6]  D. Schmitt-Landsiedel,et al.  Magnetic Ordering of Focused-Ion-Beam Structured Cobalt-Platinum Dots for Field-Coupled Computing , 2008, IEEE Transactions on Nanotechnology.

[7]  D. Schmitt-Landsiedel,et al.  Towards a Signal Crossing in Double-Layer Nanomagnetic Logic , 2013, IEEE Transactions on Magnetics.

[8]  Xin Li,et al.  An Architecture for Fault-Tolerant Computation with Stochastic Logic , 2011, IEEE Transactions on Computers.

[9]  Jehoshua Bruck,et al.  Transforming Probabilities With Combinational Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Michael Niemier,et al.  Nanomagnet logic: architectures, design, and benchmarking , 2013 .

[11]  John P. Hayes,et al.  Survey of Stochastic Computing , 2013, TECS.

[12]  Aaron Dingler Nanomagnet logic: From devices to architectures , 2013 .

[13]  Michael T. Niemier,et al.  Design and comparison of NML systolic architectures , 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures.

[14]  Wolfgang Porod,et al.  Clocking structures and power analysis for nanomagnet-based logic devices , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[15]  J. Bokor,et al.  Cascade-like signal propagation in chains of concave nanomagnets , 2012 .

[16]  Mohmmad T. Alam,et al.  On-Chip Clocking for Nanomagnet Logic Devices , 2010, IEEE Transactions on Nanotechnology.

[17]  Robert Perricone,et al.  Design of 3D nanomagnetic logic circuits: A full-adder case study , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Michael L. Schneider,et al.  Reversal mechanisms in perpendicularly magnetized nanostructures , 2008 .

[19]  Michael T. Niemier,et al.  A Reconfigurable PLA Architecture for Nanomagnet Logic , 2012, JETC.

[20]  Michael Niemier,et al.  1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate , 2014 .

[21]  W. Porod,et al.  Nanomagnet Logic from Partially Irradiated Co/Pt Nanomagnets , 2012, IEEE Transactions on Nanotechnology.

[22]  S. Eisebitt,et al.  Origin of magnetic switching field distribution in bit patterned media based on pre-patterned substrates , 2011 .

[23]  Xuanyao Fong,et al.  Ultra-Low Power Nanomagnet-Based Computing: A System-Level Perspective , 2011, IEEE Transactions on Nanotechnology.

[24]  A Imre,et al.  Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata , 2006, Science.

[25]  G H Bernstein,et al.  Nanomagnet logic: progress toward system-level integration , 2011, Journal of physics. Condensed matter : an Institute of Physics journal.

[26]  G. Csaba,et al.  Majority Gate for Nanomagnetic Logic With Perpendicular Magnetic Anisotropy , 2012, IEEE Transactions on Magnetics.

[27]  J. Bokor,et al.  Simulation studies of nanomagnet-based logic architecture. , 2008, Nano letters (Print).

[28]  Shie Mannor,et al.  Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding , 2010, IEEE Transactions on Signal Processing.

[29]  Weikang Qian,et al.  The synthesis of robust polynomial arithmetic with stochastic logic , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[30]  Shan X. Wang,et al.  Electric-field control of local ferromagnetism using a magnetoelectric multiferroic. , 2008, Nature materials.

[31]  Wolfgang Porod,et al.  Systolic Pattern Matching Hardware With Out-of-Plane Nanomagnet Logic Devices , 2013, IEEE Transactions on Nanotechnology.

[32]  D. E. Nikonov,et al.  Uniform methodology for benchmarking beyond-CMOS logic devices , 2012, 2012 International Electron Devices Meeting.

[33]  György Csaba,et al.  Nanomagnetic logic clocked in the MHz regime , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[34]  Doris Schmitt-Landsiedel,et al.  Towards on-chip clocking of perpendicular Nanomagnetic Logic , 2014 .

[36]  G. Csaba,et al.  Nanomagnetic logic: compact modeling of field-coupled computing devices for system investigations , 2011 .

[37]  Kia Bazargan,et al.  The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[38]  Doris Schmitt-Landsiedel,et al.  Experimental Demonstration of a 1-Bit Full Adder in Perpendicular Nanomagnetic Logic , 2013, IEEE Transactions on Magnetics.

[39]  W. Porod,et al.  On-Chip Clocking of Nanomagnet Logic Lines and Gates , 2012, IEEE Transactions on Nanotechnology.

[40]  L. You,et al.  Spin Hall effect clocking of nanomagnetic logic without a magnetic field. , 2014, Nature nanotechnology.

[41]  S. Datta,et al.  Switching energy-delay of all spin logic devices , 2010, 1012.0861.

[42]  Stamatis Vassiliadis,et al.  A full adder implementation using SET based linear threshold gates , 2002, 9th International Conference on Electronics, Circuits and Systems.

[43]  Paolo Lugli,et al.  Error analysis of Co/Pt multilayer based Nanomagnetic Logic , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[44]  John Shawe-Taylor,et al.  Generating binary sequences for stochastic computing , 1994, IEEE Trans. Inf. Theory.

[45]  Doris Schmitt-Landsiedel,et al.  Nanomagnetic Logic: Demonstration of directed signal flow for field-coupled computing devices , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[46]  M J Donahue,et al.  OOMMF User's Guide, Version 1.0 , 1999 .

[47]  D. Schmitt-Landsiedel,et al.  Systolic architectures and applications for nanomagnet logic , 2012, 2012 IEEE Silicon Nanoelectronics Workshop (SNW).

[48]  John Shawe-Taylor,et al.  A Device for Generating Binary Sequences for Stochastic Computing , 1993 .

[49]  Michael T. Niemier,et al.  Defect tolerance in QCA-based PLAs , 2008, 2008 IEEE International Symposium on Nanoscale Architectures.

[50]  G. Csaba,et al.  Nanomagnetic Logic: Error-Free, Directed Signal Transmission by an Inverter Chain , 2012, IEEE Transactions on Magnetics.

[51]  V. Roychowdhury,et al.  Performance of Magnetic Quantum Cellular Automata and Limitations Due to Thermal Noise , 2009, IEEE Transactions on Nanotechnology.

[52]  Mohammad Salehi Fashami,et al.  Magnetization dynamics, Bennett clocking and associated energy dissipation in multiferroic logic. , 2010, Nanotechnology.

[53]  Brian R. Gaines,et al.  Stochastic Computing Systems , 1969 .