Benchmarking nanotechnology for high-performance and low-power logic transistor applications

Recently there has been tremendous progress made in the research of novel nanotechnology for future nanoelectronic applications. In particular, several emerging nanoelectronic devices such as carbon-nanotube field-effect transistors (FETs), Si nanowire FETs, and planar III-V compound semiconductor (e.g., InSb, InAs) FETs, all hold promise as potential device candidates to be integrated onto the silicon platform for enhancing circuit functionality and also for extending Moore's Law. For high-performance and low-power logic transistor applications, it is important that these research devices are frequently benchmarked against the existing Si logic transistor data in order to gauge the progress of research. In this paper, we use four key device metrics to compare these emerging nanoelectronic devices to the state-of-the-art planar and nonplanar Si logic transistors. These four metrics include: 1) CV/I or intrinsic gate delay versus physical gate length L/sub g/; 2) energy-delay product versus L/sub g/; 3) subthreshold slope versus L/sub g/; and 4) CV/I versus on-to-off-state current ratio I/sub ON//I/sub OFF/. The results of this benchmarking exercise indicate that while these novel nanoelectronic devices show promise and opportunities for future logic applications, there still remain shortcomings in the device characteristics and electrostatics that need to be overcome. We believe that benchmarking is a key element in accelerating the progress of nanotechnology research for logic transistor applications.

[1]  J. Knoch,et al.  High performance of potassium n-doped carbon nanotube field-effect transistors , 2004, cond-mat/0402350.

[2]  M. Radosavljevic,et al.  Drain voltage scaling in carbon nanotube transistors , 2003, cond-mat/0305570.

[3]  J. Kavalieros,et al.  Gate dielectric scaling for high-performance CMOS: from SiO2 to high-K , 2003, Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No.03EX765).

[4]  Mark S. Lundstrom,et al.  High-κ dielectrics for advanced carbon-nanotube transistors and logic gates , 2002 .

[5]  Richard Martel,et al.  Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes , 2002 .

[6]  Y. Royter,et al.  High frequency InAs-channel HEMTs for low power ICs , 2003, IEEE International Electron Devices Meeting 2003.

[7]  Suman Datta,et al.  Silicon nano-transistors for logic applications , 2003 .

[8]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[9]  T. Ashley,et al.  High-speed, low-power InSb transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[10]  Paul L. McEuen,et al.  High Performance Electrolyte Gated Carbon Nanotube Transistors , 2002 .

[11]  S. Hareland,et al.  Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[12]  Robert S. Chau.  Advanced Metal Gate/High-K Dielectric Stacks for High-Performance CMOS Transistors , 2004 .

[13]  Charles M. Lieber,et al.  High Performance Silicon Nanowire Field Effect Transistors , 2003 .

[14]  R. Chau,et al.  Advanced depleted-substrate transistors: Single-gate, double-gate, and Tri-gate , 2002 .

[15]  S. Datta,et al.  Novel InSb-based quantum well transistors for ultra-high speed, low power logic applications , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[16]  Qian Wang,et al.  Advancements in complementary carbon nanotube field-effect transistors , 2003, IEEE International Electron Devices Meeting 2003.

[17]  Jing Guo,et al.  Carbon Nanotube Field-Effect Transistors with Integrated Ohmic Contacts and High-κ Gate Dielectrics , 2004 .

[18]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[19]  Charles M. Lieber,et al.  Doping and Electrical Transport in Silicon Nanowires , 2000 .

[20]  J. Ramdani,et al.  High-performance carbon nanotube transistors on SrTiO3/Si substrates , 2004 .

[21]  Supriyo Datta,et al.  Metal–insulator–semiconductor electrostatics of carbon nanotubes , 2002 .

[22]  S. Datta,et al.  High mobility Si/SiGe strained channel MOS transistors with HfO/sub 2//TiN gate stack , 2003, IEEE International Electron Devices Meeting 2003.

[23]  Florian Siegert,et al.  Epitaxial core – shell and core – multishell nanowire heterostructures , 2002 .

[24]  Qian Wang,et al.  Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators , 2002, Nano Letters.

[25]  M. Dresselhaus,et al.  Carbon nanotubes : synthesis, structure, properties, and applications , 2001 .

[26]  M. Lundstrom,et al.  Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays , 2004, cond-mat/0406494.