Distributed clock generator for synchronous SoC using ADPLL network

This paper presents a novel architecture of on-chip clock generation employing a network of oscillators synchronized by the distributed all-digital PLLs (ADPLLs). The implemented prototype has 16 clocking domains operating synchronously in a frequency range of 1.1-2.4 GHz. The synchronization error between the neighboring clock domains is less than 60 ps. The fully digital architecture of the generation offers flexibility and efficient synchronization control suitable for use in synchronous SoCs.

[1]  Jérôme Juillard,et al.  A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[2]  Gill A. Pratt,et al.  Distributed Synchronous Clocking , 1995, IEEE Trans. Parallel Distributed Syst..

[3]  Gérard Scorletti,et al.  All-digital PLL array provides reliable distributed clock for SOCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[4]  Olivier Romain,et al.  FPGA implementation of reconfigurable ADPLL network for distributed clock generation , 2011, 2011 International Conference on Field-Programmable Technology.

[5]  A.P. Chandrakasan,et al.  Active GHz clock network using distributed PLLs , 2000, IEEE Journal of Solid-State Circuits.

[6]  J.A. Tierno,et al.  A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jérôme Juillard,et al.  Synchronization Analysis of Networks of Self-Sampled All-Digital Phase-Locked Loops , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  A. Korniienko,et al.  Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks , 2011, Proceedings of the 2011 American Control Conference.

[9]  N. Kurd,et al.  Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.