Improvements for the Symbolic Verification of

Based on the equivalence relation for location based reach- ability between continuous and integer semantics of closed timed au- tomata, Beyer et al. have implemented the verifier Rabbit, with the uni- form representation of reachable configurations. However, the growth of maximal constant of clock variables will decline the performance of Rabbit. The paper proposes an improved symbolic method, using bi- nary decision diagrams (BDDs) to store the symbolic representation of discretized states, for the verification of timed systems. Compared with Rabbit, experiments demonstrate that besides the memory reduction, our implementation is also less sensitive to the size of clock domain.

[1]  R. Bellman.  Dynamic programming. , 1957, Science.

[2]  Leslie Lamport,et al.  A fast mutual exclusion algorithm , 1987, TOCS.

[3]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[4]  Amir Pnueli,et al.  Data-Structures for the Verification of Timed Automata , 1997, HART.

[5]  Kim G. Larsen,et al.  Formal modeling and analysis of an audio/video protocol: an industrial case study using UPPAAL , 1997, Proceedings Real-Time Systems Symposium.

[6]  Wang Yi,et al.  Uppaal in a nutshell , 1997, International Journal on Software Tools for Technology Transfer.

[7]  Amir Pnueli,et al.  On Discretization of Delays in Timed Automata and Digital Circuits , 1998, CONCUR.

[8]  Stavros Tripakis,et al.  KRONOS: A Model-Checking Tool for Real-Time Systems (Tool-Presentation for FTRTFT '98) , 1998, FTRTFT.

[9]  Henrik Reif Andersen,et al.  Difference Decision Diagrams , 1999, CSL.

[10]  Wang Yi,et al.  Efficient Timed Reachability Analysis Using Clock Difference Diagrams , 1998, CAV.

[11]  Dirk Beyer,et al.  Improvements in BDD-Based Reachability Analysis of Timed Automata , 2001, FME.

[12]  Wang Yi,et al.  Formal design and analysis of a gear controller , 1998, International Journal on Software Tools for Technology Transfer.

[13]  Farn Wang,et al.  Efficient verification of timed automata with BDD-like data structures , 2004, International Journal on Software Tools for Technology Transfer.

[14]  Dirk Beyer,et al.  Rabbit: A Tool for BDD-Based Verification of Real-Time Systems , 2003, CAV.

[15]  Dirk Beyer,et al.  Can Decision Diagrams Overcome State Space Explosion in Real-Time Verification? , 2003, FORTE.

[16]  Guangyuan Li,et al.  Symbolic Model Checking of Finite Precision Timed Automata , 2005, ICTAC.