Synthesis Standard Environment

This environment is not part of the language and is therefore not defined within the LRM. It appears as separate standard packages that have been (or will soon be) balloted and are (will be) available on any VHDL synthesis platform.