Matrix computations on systolic-type meshes: an introduction to the multimesh graph method

Systolic-type arrays use both the fine-grain parallelism and the regularity of matrix computations effectively. The multimesh graph method for deriving these arrays is systematic, flexible, and easy to use.<<ETX>>

[1]  Fernando J. Nuñez,et al.  Transitive Closure Partitioning and Its Mapping to a Systolic Array , 1987, ICPP.

[2]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[3]  A. Laub,et al.  The singular value decomposition: Its computation and some applications , 1980 .

[4]  Richard M. Karp,et al.  The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.

[5]  J. H. Moreno.  Comparing design methods based on index-dependencies and on data-dependencies , 1990 .

[6]  G. C. Fox,et al.  Solving Problems on Concurrent Processors , 1988 .

[7]  Ilse C. F. Ipsen,et al.  Systolic Networks for Orthogonal Decompositions , 1983 .

[8]  Methodi Kovatchev,et al.  Singular Value Decomposition And Digital Image Processing , 1990, Other Conferences.

[9]  J. H. Moreno,et al.  On partitioning the Faddeev algorithm , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[10]  Sanjay V. Rajopadhye,et al.  On Synthesizing Systolic Arrays from Recurrence Equations with Linear Dependencies , 1986, FSTTCS.

[11]  Tomás Lang,et al.  Graph-based Partitioning of Matrix Algorithms for Systolic Arrays: Application to Transitive Closure , 1988, ICPP.

[12]  H. J. Whitehouse,et al.  A Review Of Signal Processing With Systolic Arrays , 1983, Optics & Photonics.

[13]  Benjamin W. Wah,et al.  Systematic approaches to the design of algorithmically specified systolic arrays , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[14]  Tomás Lang,et al.  Arrays For Partitioned Matrix Algorithms: Tradeoffs Between Cell Storage And Cell Bandwidth , 1989, Optics & Photonics.

[15]  Tomás Lang,et al.  On-line scheme for computing rotation factors , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[16]  Mateo Valero,et al.  Partitioning: An Essential Step in Mapping Algorithms Into Systolic Array Processors , 1987, Computer.

[17]  H. T. Kung.  Let's Design Algorithms for VLSI Systems , 1979 .

[18]  Jean-Marc Delosme,et al.  Highly concurrent computing structures for matrix arithmetic and signal processing , 1982, Computer.

[19]  H. J. Whitehouse,et al.  Signal Processing Technology Overview , 1982, Optics & Photonics.

[20]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[21]  Tomás Lang,et al.  Comments on 'A systolic array for computing BA-1' , 1989, IEEE Trans. Acoust. Speech Signal Process..

[22]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[23]  Joseph R. Cavallaro,et al.  CORDIC arithmetic for an SVD processor , 1987, IEEE Symposium on Computer Arithmetic.

[24]  Sun-Yuan Kung,et al.  Optimal Systolic Design for the Transitive Closure and the Shortest Path Problems , 1987, IEEE Transactions on Computers.

[25]  Tomás Lang,et al.  Redundant and On-Line CORDIC: Application to Matrix Triangularization and SVD , 1990, IEEE Trans. Computers.

[26]  Jack Dongarra,et al.  Computer benchmarking: paths and pitfalls , 1987 .

[27]  Rami G. Melhem,et al.  Synthesizing Non-Uniform Systolic Designs , 1986, ICPP.

[28]  Ilse C. F. Ipsen,et al.  Design Methodology For Systolic Arrays , 1986, Optics & Photonics.

[29]  Ahmed Sameh,et al.  Numerical Linear Algebra On The CEDAR Multiprocessor , 1988, Optics & Photonics.