A wideband bandpass sigma-delta modulator for wireless applications

Summary form only given. This work introduces a two-path, sixth-order, switched-capacitor sigma-delta modulator capable of digitizing a 1.25 MHz signal band centered at an IF of 20 MHz. The modulator samples the input at 80 MHz and implements its constituent resonators by chopping the signal at the IF (fs/4). It thus also acts to demodulate the I and Q components of the signal and mix them to baseband. An experimental prototype of the modulator has been integrated in a 0.25 /spl mu/m CMOS technology and provides a dynamic range of 80 dB when operated from a single 2.5 V supply.

[1]  Gabor C. Temes,et al.  A dual-quantization multi-bit sigma delta analog/digital converter , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[2]  B.A. Wooley,et al.  A two-path bandpass /spl Sigma//spl Delta/ modulator for digital IF extraction at 20 MHz , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  Bruce A. Wooley,et al.  A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz , 1997 .

[4]  Bang-Sup Song,et al.  A fourth-order bandpass delta-sigma modulator with reduced numbers of op amps , 1995 .